



# TDA19997HL

Smart HDMI 1.4 (4 : 1) switch with auto-adaptive equalizer

Rev. 02 — 22 December 2009

Product data sheet

## HDMI

### 1. General description

---

The High-Definition Multimedia Interface (HDMI) switch enables connection of multiple DVI/HDMI inputs to a receiver with at least one input. The TDA19997HL is a switch with four HDMI 1.4 compliant DVI/HDMI inputs and one DVI/HDMI output. Each HDMI input has its own dedicated embedded EDID memory. A fifth DDC-bus input is available for VGA or second HDMI input of SoC. The built-in auto-adaptive equalizer improves signal quality, allowing the use of cable lengths up to 30 m.

The TDA19997HL supports Deep Color mode in 10-bit and 12-bit per channel up to 1920 × 1080p at 50/60 Hz. The TDA19997HL supports DVI/HDMI streams with or without High-bandwidth Digital Content Protection (HDCP 1.3) and all Data Island packets.

The TDA19997HL settings are controllable via the I<sup>2</sup>C-bus.

### 2. Features

---

- Complies with the HDMI 1.4, DVI 1.0, EIA/CEA-861D and HDCP 1.3 standards
- Four independent DVI/HDMI inputs, up to 2.25 gigasamples per second
- Pin compatible with TDA9996/TDA9995
- Robust auto-adaptive equalizer (up to 20 m AWG26 at 2.25 Gbit/s)
- Robust auto-adaptive equalizer (up to 30 m AWG24 at 1.5 Gbit/s)
- Integrated 50 Ω single-ended termination resistors
- +5 V signal detection for each HDMI input
- Supports color depth processing at 24-bit, 30-bit or 36-bit per pixel
- Supports all Data Island packets
- Activity detection on each input, manages output activity and power consumption
- Extended mode: re-generate output TMDS waveform removing jitter and skew
- Frequency measurement allowing direct reading of format/resolution
- Automatic mode for main features:
  - ◆ Automatic Hot Plug Detect (HPD) generation and termination resistors management
  - ◆ Automatic HPD generation with programmable duration
  - ◆ Automatic EDID load
- Display Data Channel (DDC) bus:
  - ◆ 5 V tolerant, DDC-bus inputs with bit rates up to 400 kbit/s
  - ◆ One DDC-bus output with the same latency as the HDMI stream pipeline delay
  - ◆ DDC-bus master switch functionality avoids bus corruption

- ◆ DDC-bus level-shifting buffer with digital lock-up protection
- ◆ A fifth DDC-bus input available for VGA or second HDMI input of SoC
- I<sup>2</sup>C-bus controllable at bit rates up to 400 kbit/s
- Non-volatile memory for switch management (Hot Plug Detect, Power-down)
- Non-volatile storage for EDID's allowing easy loading
- Embedded Extended Display Identification Data (EDID) memory:
  - ◆ 253-byte shared and 3-byte of dedicated EDID memory per HDMI input
  - ◆ Non-volatile memory for programming default EDID content
  - ◆ Supports sources without +5 V
  - ◆ 5 embedded EDID memory supplied by +5 V from HDMI source
  - ◆ An extra 128-byte blocks for DVI or PC formats
  - ◆ EDID update by I<sup>2</sup>C-bus, example for AVR applications
- Fail-safe output in Idle mode
- Mute pin preventing from pop noise/image noise
- ATC/Rx compliant for 36-bit Deep Color 1080p 60 Hz
- ATC/Tx eye diagram compliant for 36-bit Deep color 1080p 60 Hz
- Programmable slave address for easy cascade approach
- Ready for HDMI Audio return Channel (HDMI 1.4 features refer to AN907)
- 3.3 V and 1.8 V power supplies
- Additional ESD protection pin for CEC line
- ESD protection:
  - ◆ HBM: class 2
  - ◆ MM: class B
  - ◆ FCDM: class IV
  - ◆ IEC 61000-4-2 class 3 for HDMI inputs
- Power-down mode with dedicated pin
- CMOS process
- Lead (Pb) free LQFP100 14 × 14 × 1 mm package, pitch 0.5 mm

### 3. Applications

---

- HDTV (plasma, Rear projection TV and LCD TV)
- YCbCr or RGB Hi-Speed video digitizer
- Projector
- Home theater
- AVR
- Switch box

## 4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>HDMI input pins: RXx_D0+, RXx_D0-, RXx_D1+, RXx_D1-, RXx_D2+, RXx_D2-, RXx_HPD, RXx_5V, RXy_DDC_DAT, RXy_DDC_CLK, CEC<sup>[1][2]</sup></b>						
V <sub>ESD</sub>	electrostatic discharge voltage	IEC 61000-4-2 class 3 (contact discharge)	7	-	-	kV
<b>HDMI pins: OUT_D0-, OUT_D0+, OUT_D1-, OUT_D1+, OUT_D2-, OUT_D2+, RXx_D0+, RXx_D0-, RXx_D1+, RXx_D1-, RXx_D2+, RXx_D2-<sup>[1]</sup></b>						
f <sub>max</sub>	maximum frequency		2.25	-	-	GHz
<b>Supplies</b>						
V <sub>DDH(3V3)</sub>	HDMI supply voltage (3.3 V)		3.13	3.3	3.47	V
V <sub>DDH(1V8)</sub>	HDMI supply voltage (1.8 V)		1.65	1.8	1.95	V
V <sub>DDS(3V3)</sub>	supervisor supply voltage (3.3 V)		3.0	3.3	3.6	V
V <sub>DDDC(1V8)</sub>	core digital supply voltage (1.8 V)		1.65	1.8	1.95	V

[1] x = A, B, C, D.

[2] y = A, B, C, D, E.

## 5. Ordering information

Table 2. Ordering information

Type number	Maximum data rate per channel	Package		
		Name	Description	Version
TDA19997HL	2.25 gigasamples per second	LQFP100	plastic low profile quad flat package; 100 leads; body 14 × 14 × 1.4 mm	SOT407-1

6. Block diagram





Fig 1. Block diagram

## 7. Pinning information

### 7.1 Pinning



### 7.2 Pin description

Table 3. Pin description

Symbol	Pin	Type <sup>[1]</sup>	Description
V <sub>SS</sub>	1	G	ground
OUT_C+	2	O	HDMI output positive clock channel
OUT_C-	3	O	HDMI output negative clock channel
V <sub>DDO(3V3)</sub>	4	P	output supply voltage; 3.3 V
OUT_DDC_CLK	5	O	DDC-bus clock output; open-drain; 5 V tolerant
OUT_DDC_DAT	6	I/O	DDC-bus data input/output; open-drain; 5 V tolerant
V <sub>SS</sub>	7	G	ground
V <sub>DDDC(1V8)</sub>	8	P	digital core supply voltage; 1.8 V
RXA_HPDP	9	O	HDMI output A Hot Plug Detect; 5 V tolerant
RXA_5V	10	I	input A HDMI +5 V
RXA_DDC_DAT	11	I/O	HDMI input/output A DDC-bus serial data; open-drain; 5 V tolerant
RXA_DDC_CLK	12	I	HDMI input A DDC-bus serial clock; open-drain; 5 V tolerant
RXA_C-	13	I	HDMI input A negative clock channel
RXA_C+	14	I	HDMI input A positive clock channel
V <sub>DDH(3V3)</sub>	15	P	HDMI input A supply voltage; 3.3 V
RXA_D0-	16	I	HDMI input A negative data channel 0
RXA_D0+	17	I	HDMI input A positive data channel 0
V <sub>SS</sub>	18	G	ground
RXA_D1-	19	I	HDMI input A negative data channel 1
RXA_D1+	20	I	HDMI input A positive data channel 1
V <sub>DDH(3V3)</sub>	21	P	HDMI input A supply voltage; 3.3 V
RXA_D2-	22	I	HDMI input A negative data channel 2

Table 3. Pin description ...continued

Symbol	Pin	Type <sup>[1]</sup>	Description
RXA_D2+	23	I	HDMI input A positive data channel 2
V <sub>DDH(1V8)</sub>	24	P	HDMI core supply voltage; 1.8 V
AUX_5V	25	I	auxiliary input; 5 V
V <sub>SS</sub>	26	G	ground
TEST1	27	I	reserved for test (connect to ground)
RXB_HPD	28	O	HDMI output B Hot Plug Detect; 5 V tolerant
RXB_5V	29	I	input B HDMI +5 V
RXB_DDC_DAT	30	I/O	HDMI input/output B DDC-bus serial data; open-drain; 5 V tolerant
RXB_DDC_CLK	31	I	HDMI input B DDC-bus serial clock; open-drain; 5 V tolerant
RXB_C-	32	I	HDMI input B negative clock channel
RXB_C+	33	I	HDMI input B positive clock channel
V <sub>DDH(3V3)</sub>	34	P	HDMI input B supply voltage; 3.3 V
RXB_D0-	35	I	HDMI input B negative data channel 0
RXB_D0+	36	I	HDMI input B positive data channel 0
V <sub>SS</sub>	37	G	ground
RXB_D1-	38	I	HDMI input B negative data channel 1
RXB_D1+	39	I	HDMI input B positive data channel 1
V <sub>DDH(3V3)</sub>	40	P	HDMI input B supply voltage; 3.3 V
RXB_D2-	41	I	HDMI input B negative data channel 2
RXB_D2+	42	I	HDMI input B positive data channel 2
V <sub>SS</sub>	43	G	ground
CDEC_DDC	44		internal supply voltage regulator decoupling capacitor; 1.8 V
V <sub>DDDC(1V8)</sub>	45	P	digital core supply voltage; 1.8 V
V <sub>DDDC(3V3)</sub>	46	P	digital core supply voltage; 3.3 V
TEST2	47	I	reserved for test (connect to ground)
PD	48	I	power-down control input; active HIGH
I2C_SDA	49	O	I <sup>2</sup> C-bus output serial data
I2C_SCL	50	I	I <sup>2</sup> C-bus serial clock
RXE_DDC_CLK	51	I	Additional input DDC-bus serial clock; open-drain; 5 V tolerant
RXE_DDC_DAT	52	I/O	Additional input/output DDC-bus serial data; open-drain; 5 V tolerant
INT_N/MUTE	53	O	interrupt request for I <sup>2</sup> C-bus mode or 5 V detection MUTE output pin
CDEC_STBY	54		internal supply voltage regulator decoupling capacitor; 1.8 V
V <sub>DDS(3V3)</sub>	55	P	supervisor supply voltage; 3.3 V
V <sub>SS</sub>	56	G	ground
CEC	57		8 kV System level ESD protection
RXC_HPD	58	I	HDMI input C Hot Plug Detect; 5 V tolerant
RXC_5V	59	I	input C HDMI +5 V
RXC_DDC_DAT	60	I/O	HDMI input/output C DDC-bus serial data; open-drain; 5 V tolerant

Table 3. Pin description ...continued

Symbol	Pin	Type <sup>[1]</sup>	Description
RXC_DDC_CLK	61	I	HDMI input C DDC-bus serial clock; open-drain; 5 V tolerant
RXC_C-	62	I	HDMI input C negative clock channel
RXC_C+	63	I	HDMI input C positive clock channel
V <sub>DDH(3V3)</sub>	64	P	HDMI input C supply voltage; 3.3 V
RXC_D0-	65	I	HDMI input C negative data channel 0
RXC_D0+	66	I	HDMI input C positive data channel 0
V <sub>SS</sub>	67	G	ground
RXC_D1-	68	I	HDMI input C negative data channel 1
RXC_D1+	69	I	HDMI input C positive data channel 1
V <sub>DDH(3V3)</sub>	70	P	HDMI input C supply voltage; 3.3 V
RXC_D2-	71	I	HDMI input C negative data channel 2
RXC_D2+	72	I	HDMI input C positive data channel 2
V <sub>SS</sub>	73	G	ground
R12K	74	I	termination resistor control
V <sub>DDH(1V8)</sub>	75	P	HDMI core supply voltage; 1.8 V
RXD_HPDP	76	O	HDMI output D Hot Plug Detect; 5 V tolerant
RXD_5V	77	I	input D HDMI +5 V
RXD_DDC_DAT	78	I/O	HDMI input/output D DDC-bus serial data; open-drain; 5 V tolerant
RXD_DDC_CLK	79	I	HDMI input D DDC-bus serial clock; open-drain; 5 V tolerant
RXD_C-	80	I	HDMI input D negative clock channel
RXD_C+	81	I	HDMI input D positive clock channel
V <sub>DDH(3V3)</sub>	82	P	HDMI input D supply voltage; 3.3 V
RXD_D0-	83	I	HDMI input D negative data channel 0
RXD_D0+	84	I	HDMI input D positive data channel 0
V <sub>SS</sub>	85	G	ground
RXD_D1-	86	I	HDMI input D negative data channel 1
RXD_D1+	87	I	HDMI input D positive data channel 1
V <sub>DDH(3V3)</sub>	88	P	HDMI input D supply voltage; 3.3 V
RXD_D2-	89	I	HDMI input D negative data channel 2
RXD_D2+	90	I	HDMI input D positive data channel 2
V <sub>DDDC(1V8)</sub>	91	P	digital core supply voltage; 1.8 V
V <sub>SS</sub>	92	G	ground
OUT_D2+	93	O	HDMI output positive data channel 2
OUT_D2-	94	O	HDMI output negative data channel 2
V <sub>DDO(1V8)</sub>	95	P	output supply voltage; 1.8 V
OUT_D1+	96	O	HDMI output positive data channel 1
OUT_D1-	97	O	HDMI output negative data channel 1
V <sub>SS</sub>	98	G	ground
OUT_D0+	99	O	HDMI output positive data channel 0
OUT_D0-	100	O	HDMI output negative data channel 0

[1] P = power supply; G = ground; I = input and O = output; I/O = input/output.

## 8. Functional description

The TDA19997HL is a DVI/HDMI switch comprising four DVI/HDMI inputs and one output optimized for Hi-Speed TMDS data. All inputs meet HDMI compliance tests and include a built-in auto-adaptive input equalizer. The TDA19997HL includes an activity detection module and Hot Plug Detect management.

In addition, the TDA19997HL stores the Extended Display Identification Data (EDID) for each input in the built-in EDID memory. Full DDC-bus functionality is provided by the TDA19997HL, including level-shifting.

### 8.1 HDMI input

The TDA19997HL supports bit rate inputs up to 2.25 Gbit/s enabling high frame rate formats such as 1080p60, 1080i120 and 720p120 in 36-bit Deep Color mode.

The termination resistor control (R12K) needs an external resistor of  $12\text{ k}\Omega \pm 1\%$ .

The termination resistor can be disconnected from the 3.3 V supply to remove the common-mode voltage via the I<sup>2</sup>C-bus and/or when RXx\_HPDP is LOW.

### 8.2 Equalizer

The input equalizer is fully auto-adaptive, needing no external control. Signals from short cables with very low TMDS clock frequencies (20 MHz) to long cables (up to 20 m) at high TMDS clock frequencies (225 MHz) are easily managed by the TDA19997HL's equalizer.

### 8.3 Activity detection

When activity is detected, the output is automatically activated. If no input activity is detected, the output is disabled to avoid false detections by the HDMI receiver. The power consumption is reduced accordingly. The detection range is fixed by I<sup>2</sup>C-bus. An interrupt output can be used to indicate any activity change.

- In I<sup>2</sup>C-bus mode: the TMDS frequency can be read, however, the precision of the value depends on internal oscillator accuracy.

### 8.4 Embedded EDID memory

The size of the EDID memory is 253-byte shared and 3-byte dedicated for each input. The memory can be accessed by each input at the same time.

EDID content programming is performed using the non-volatile memory. The EDID memory can be powered by +5 V from the source or directly from the PCB using the dedicated AUX\_5V pin. In Power-down mode, the EDID memory remains active and it is possible to modify its content. Access from pins RXx\_DDC\_DAT and RXx\_DDC\_CLK is independent of other supplies. Consequently, the source has access to the EDID memory when TDA19997HL is not powered.

Content can be modified using the I<sup>2</sup>C-bus. However, data modified using the I<sup>2</sup>C-bus must be powered by the 1.8 V supply from pin CDEC\_DDC or the AUX\_5V auxiliary supply pin.



EDID memory accesses are only acknowledged when EDID-only mode is enabled.

**Remark:** Embedded non-volatile memory content shall be programmed with all termination resistors disconnected to ensure proper programming.

## 8.5 Display Data Channel (DDC)

The DDC-bus is 5 V tolerant and supports all direct connections from the HDMI source. The TDA1997HL provides level-shifting and buffering for both OUT\_DDC\_DAT and OUT\_DDC\_CLK pins. It allows level-shifting from 5 V on the source side to 3.3 V on the receiver side.

To prevent a lock-up condition, a specific digital protection is implemented on the DDC-bus.

Pins RXx\_DDC\_DAT, RXx\_DDC\_CLK, OUT\_DDC\_DAT and OUT\_DDC\_CLK are compatible with the I<sup>2</sup>C-bus specification in Fast-mode (400 kHz):

- Pins RXx\_DDC\_DAT and RXx\_DDC\_CLK at V<sub>DD</sub> = 4.5 V to 5.5 V
- Pins OUT\_DDC\_DAT and OUT\_DDC\_CLK at V<sub>DD</sub> = 3.0 V to 3.6 V

When the TDA1997HL is not 1.8 V core supplied, pins OUT\_DDC\_DAT and OUT\_DDC\_CLK are high-impedance. In addition, pins RXx\_DDC\_DAT and RXx\_DDC\_CLK are high-impedance when the device is not 5 V supplied.

TDA1997HL acts as a DDC-bus master switch to prevent bus corruption. When the input selection changes, the upstream DDC-bus communication (using RXx\_DDC\_DAT and RXx\_DDC\_CLK) is disconnected and a stop bit is sent on the downstream DDC-bus communication (using OUT\_DDC\_DAT and OUT\_DDC\_CLK). The DDC-bus is then connected on the next upstream DDC during a free bus period to avoid bus corruption.

## 8.6 HDMI features

TDA1997HL does not decode Data Island or Deep Color information, it forwards these packets including null packets.

## 8.7 +5 V signal detection

+5 V signal detection from source is used for activity control through I<sup>2</sup>C-bus by setting a bit and an interrupt.

## 8.8 AUX\_5V pin

This pin can be used to supply the built-in EDID memory and DDC-bus enabling access to EDID memory using the DDC-bus without a +5 V signal from any of the input sources. When pin AUX\_5V is powered, the TDA1997HL provides support for HDMI cabled sources without a +5 V signal. In addition, the AUX\_5V supply ensures EDID data stored in active memory is not lost when a +5 V signal is not available from the input sources. Input signal detection (+5 V) is also available when AUX\_5V pin is powered.

AUX\_5V is necessary when using the fifth DDC-bus input (RXE\_DDC\_DAT, RXE\_DDC\_CLK).

## 8.9 HDMI output

The TDA19997HL HDMI output port is only activated when data is detected on the selected input.

HDMI output can be switched off (high-impedance) using an I<sup>2</sup>C-bus bit or using pin PD.

- Idle mode: HDMI output is either fixed at a constant value (fail-safe protection) or high-impedance. Configuration is performed using an I<sup>2</sup>C-bus bit. When output is fixed at a constant value, it creates a voltage difference in the differential pairs and stabilizes the receiver differential amplifier. The disadvantage of this protection against noise is increased power consumption (current from switch and pull-up on receiver side). If the two differential output pairs are high-impedance, the receiver differential pair is common mode (receiver pull-up). The receiver differential amplifier is not stable and does not need any additional power (no current from switch).

## 8.10 Power management

The following five power modes are available:

- Operating mode: the device is fully functional
- Power-off mode: no supplies are available
- EDID-only mode: only +5 V from the source available
- Power-down mode: all supplies are available and pin PD is HIGH.
- Idle mode: all supplies are available and there is no HDMI input. As a power saving feature, Idle mode is automatically selected when there is no activity on the inputs. When activity is detected, Operating mode wake-up is automatically selected

**Table 4. Power management**

Functions	Mode			
	EDID-only	Power-down	Idle	Operating
+5 V signal detection	n/a	on	on	on
RX <sub>x</sub> _HPD (if 5 V) <sup>[2][3]</sup>	<sup>[1]</sup>	<sup>[4]</sup>	<sup>[4]</sup>	<sup>[4]</sup>
RX <sub>x</sub> _DDC_DAT; RX <sub>x</sub> _DDC_CLK (if 5 V) <sup>[5][3]</sup>	on	<sup>[4]</sup>	<sup>[4]</sup>	<sup>[4]</sup>
EDID DDC read (if 5 V) <sup>[3]</sup>	<sup>[1]</sup>	<sup>[4]</sup>	<sup>[4]</sup>	<sup>[4]</sup>
EDID I <sup>2</sup> C-bus write (If 5 V) <sup>[3]</sup>	off	on	on	on
OUT_DDC_DAT; OUT_DDC_CLK	off	off	<sup>[4]</sup>	<sup>[4]</sup>
INT_N management	off	on	on	on
Termination resistors	off	off	<sup>[4]</sup>	<sup>[4]</sup>
Activity detection	off	off	<sup>[4]</sup>	<sup>[4]</sup>
Equalizer (when active)	off	off	<sup>[4]</sup>	<sup>[4]</sup>
TMDS buffer extended mode	off	off	<sup>[1]</sup>	<sup>[1]</sup>
TMDS output (if active)	off	off	<sup>[4]</sup>	<sup>[4]</sup>
Configuration register read/write	off	on	on	on
Configuration nonvolatile memory download	off	on	on	on
Configuration nonvolatile memory write	off	off	on	on

[1] Nonvolatile memory.

[2] x = A, B, C or D.

- [3] When 5 V is indicated, a +5 V input signal is available on at least one HDMI input and/or pin AUX\_5V is powered.  
 [4] Bit state dependent.  
 [5] x = A, B, C, D or E.

## 8.11 Power supplies

The termination supply voltage must be  $3.3\text{ V} \pm 5\%$  with a termination resistance of  $50\ \Omega \pm 10\%$  as defined in the *HDMI 1.3a specification*.

A dedicated  $3.3\text{ V} \pm 10\%$  supply (powering interrupt pin INT\_N/MUTE) is kept for compatibility with TDA9996. This pin shall be connected to the rest of 3.3 V supply line.

The 1.8 V supply must also be  $\pm 10\%$ .

A double Power-On Reset (POR) is implemented to manage different delays between both supply ramp-ups. POR is managed internally without a reset pin. All 1.8 V power supply pins ( $V_{DDDC}$ ,  $V_{DDH}$ ,  $V_{DDO}$ ) could be connected together (i.e. these pins must be shorted out).

+5 V from the HDMI connector and AUX\_5V pin are used to supply the EDID memory and the corresponding DDC-bus slave module. To maintain the EDID (volatile memory part) contents modified by I<sup>2</sup>C-bus, it is necessary to have +5 V (from HDMI connector or AUX\_5V pin) constantly available.

## 8.12 I<sup>2</sup>C-bus

The TDA1997HL allows software programming of its internal registers using the I<sup>2</sup>C-bus. The I<sup>2</sup>C-bus is a separate bus to the DDC-bus, ensuring that I<sup>2</sup>C-bus programming of the TDA1997HL's registers does not influence DDC-bus operation. The TDA1997HL supports I<sup>2</sup>C-bus Fast-mode (400 kHz).

### 8.12.1 I<sup>2</sup>C-bus protocol

To access registers, the TDA1997HL uses the I<sup>2</sup>C-bus. The TDA1997HL acts as an I<sup>2</sup>C-bus slave device. Pin I2C\_SCL is used as the input pin. Both Fast-mode (400 kHz) and Standard-mode (100 kHz) are supported by the TDA1997HL. The slave I<sup>2</sup>C-bus address is shown in [Table 5](#).

The I<sup>2</sup>C-bus slave address is 1100 A2 A1 A0 R/W. Address bit values are stored in the non-volatile configuration memory and enable selection of the slave address. The default slave address value is 1100 000x.

The I<sup>2</sup>C-bus slave address is identical to TDA9996.

**Table 5. Default slave address**

Device type	Bit							
	A6	A5	A4	A3	A2	A1	A0	R/W
TDA1997HL	1	1	0	0	A2	A1	A0	1/0

I<sup>2</sup>C-bus access is explained in [Figure 3](#). The I<sup>2</sup>C-bus master writes the TDA1997HL address and the subaddress to access the specific register, then it writes the data.




Fig 3. I<sup>2</sup>C-bus access

### 8.12.2 Memory page management

The I<sup>2</sup>C-bus memory is split into several pages, selected using the common register CURPAGE\_ADR. It is only necessary to write in this register once to change the current page. Multiple read or write operations in the same page must start by writing to register CURPAGE\_ADR once.

- Page 00h: general control
- Page 20h: EDID block0
- Page 21h: EDID block1 and control
- Page 22h: second EDID block0
- Page 30h: configuration

## 9. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DDx(3V3)</sub>	supply voltage on all 3.3 V pins		-0.5	+4.6	V
V <sub>DDx(1V8)</sub>	supply voltage on all 1.8 V pins		-0.5	+2.5	V
ΔV <sub>DD</sub>	supply voltage difference		-0.5	+0.5	V
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		0	+70	°C
T <sub>j</sub>	junction temperature		-	+125	°C
<b>HDMI input pins: RXx_D0+, RXx_D0-, RXx_D1+, RXx_D1-, RXx_D2+, RXx_D2-, RXx_HPDP, RXx_5V, RXy_DDC_DAT, RXy_DDC_CLK, CEC<sup>[1][2]</sup></b>					
V <sub>ESD</sub>	electrostatic discharge voltage	IEC 61000-4-2 class 3 (contact discharge)	7	-	kV
<b>HDMI output pins: OUT_D0-, OUT_D0+, OUT_D1-, OUT_D1+, OUT_D2-, OUT_D2+, OUT_DDC_DAT, OUT_DDC_CLK</b>					
V <sub>ESD</sub>	electrostatic discharge voltage	IEC 61000-4-2 class 2 (contact discharge)	5	-	kV
<b>All pins</b>					
V <sub>ESD</sub>	electrostatic discharge voltage	EIA/JESD22-A114-F (human body model) class 2	-2500	+2500	V
		EIA/JESD22-A115-A (machine model) class B	-200	+200	V
		EIA/JESD22-C101-D (FCDM) class IV	1500	-	V

[1] x = A, B, C, D.

[2] y = A, B, C, D, E.

## 10. Thermal characteristics

**Table 7. Thermal characteristics**

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	49.5	K/W
$R_{th(j-c)}$	thermal resistance from junction to case		18.9	K/W

## 11. Characteristics

**Table 8. Characteristics**

$V_{DDH(3V3)} = 3.13\text{ V to }3.47\text{ V}$ ;  $V_{DDDC(3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DDH(1V8)} = 1.65\text{ V to }1.95\text{ V}$ ;  $V_{DDDC(1V8)} = 1.65\text{ V to }1.95\text{ V}$ ;  
 $T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{DDH(3V3)}$  and  $V_{DDDC(3V3)} = 3.3\text{ V}$ ;  $V_{DDH(1V8)}$  and  $V_{DDDC(1V8)} = 1.8\text{ V}$  and  
 $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $f_{max} = 2.25\text{ GHz}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supplies</b>						
$V_{DDH(3V3)}$	HDMI supply voltage (3.3 V)		3.13	3.3	3.47	V
$V_{DDH(1V8)}$	HDMI supply voltage (1.8 V)		1.65	1.8	1.95	V
$V_{DDS(3V3)}$	supervisor supply voltage (3.3 V)		3.0	3.3	3.6	V
$V_{DDDC(3V3)}$	core digital supply voltage (3.3 V)		3.0	3.3	3.6	V
$V_{DDDC(1V8)}$	core digital supply voltage (1.8 V)		1.65	1.8	1.95	V
$V_{DDO(3V3)}$	output supply voltage (3.3 V)		3.0	3.3	3.6	V
$V_{DDO(1V8)}$	output supply voltage (1.8 V)		1.65	1.8	1.95	V
$I_{DDH(3V3)}$	HDMI supply current (3.3 V)		[1][2] -	22	29	mA
$I_{DDH(1V8)}$	HDMI supply current (1.8 V)		-	13	16	mA
$I_{DDS(3V3)}$	supervisor supply current (3.3 V)		-	2	3	mA
$I_{DDDC(3V3)}$	core digital supply current (3.3 V)		-	6	8	mA
$I_{DDDC(1V8)}$	core digital supply current (1.8 V)	Pin 8	-	51	70	mA
		Pin 45	-	77	90	mA
		Pin 91	-	92	105	mA
$I_{DDO(3V3)}$	output supply current (3.3 V)		-	23	28	mA
$I_{DDO(1V8)}$	output supply current (1.8 V)		-	15	18	mA
$I_{AUX\_5V}$	current on pin AUX_5V		-	3	5	mA
$T_{j(max)}$	maximum junction temperature	$R_{th(j-a)} = 49.5\text{ K/W}$	-	-	124	$^{\circ}\text{C}$

**Table 8. Characteristics ...continued**

$V_{DDH(3V3)} = 3.13\text{ V to }3.47\text{ V}$ ;  $V_{DDDC(3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DDH(1V8)} = 1.65\text{ V to }1.95\text{ V}$ ;  $V_{DDDC(1V8)} = 1.65\text{ V to }1.95\text{ V}$ ;  
 $T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{DDH(3V3)}$  and  $V_{DDDC(3V3)} = 3.3\text{ V}$ ;  $V_{DDH(1V8)}$  and  $V_{DDDC(1V8)} = 1.8\text{ V}$  and  
 $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $f_{max} = 2.25\text{ GHz}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
P <sub>cons</sub>	Power consumption	0 = Power-down; no 5 V					
		3.3 V	-	-	0	mW	
		1.8 V	-	-	0	mW	
		1 = EDID read only; using +5 V (20 mW) from source for EDID					
		3.3 V	-	-	0	mW	
		1.8 V	-	-	0	mW	
		2 = Idle mode; EDID + I <sup>2</sup> C-bus + HDMI, No HDMI activity on selected input, 20 mW from source					
		3.3 V	[3]	-	-	28	mW
		1.8 V	-	-	15	mW	
		3 = Operating mode; all on, with HDMI activity on selected input					
		3.3 V	[3]	-	-	241	mW
		1.8 V	-	-	583	mW	
		total power consumption in Operating mode	[3]	-	-	824	mW

**Table 8. Characteristics ...continued**

$V_{DDH(3V3)} = 3.13\text{ V to }3.47\text{ V}$ ;  $V_{DDDC(3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DDH(1V8)} = 1.65\text{ V to }1.95\text{ V}$ ;  $V_{DDDC(1V8)} = 1.65\text{ V to }1.95\text{ V}$ ;  
 $T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{DDH(3V3)}$  and  $V_{DDDC(3V3)} = 3.3\text{ V}$ ;  $V_{DDH(1V8)}$  and  $V_{DDDC(1V8)} = 1.8\text{ V}$  and  
 $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $f_{max} = 2.25\text{ GHz}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>HDMI inputs: pins RXx_C+, RXx_C-, RXx_D0+, RXx_D0-, RXx_D1+, RXx_D1-, RXx_D2+ and RXx_D2- [4]</b>						
$V_{i(dif)}$	differential input voltage	$R_{12K} = 12\text{ k}\Omega \pm 1\%$	150	-	1200	mV
$V_{I(cm)}$	common-mode input voltage		2.735	-	3.475	V
<b>HDMI output pins: OUT_D0-, OUT_D0+, OUT_D1-, OUT_D1+, OUT_D2- and OUT_D2+</b>						
$V_{o(p-p)}$	peak-to-peak output voltage	with test load and operating	400	525	600	mV
$V_{OH}$	HIGH-level output voltage	conditions as described in the HDMI 1.3a specification	3.125	3.3	3.475	V
$V_{OL}$	LOW-level output voltage		2.535	2.8	3.065	V
<b>HDMI pins: RXx_C+ and RXx_C- [4]</b>						
$f_{clk(max)}$	maximum clock frequency		225	-	-	MHz
<b>HDMI pins: OUT_D0-, OUT_D0+, OUT_D1-, OUT_D1+, OUT_D2-, OUT_D2+, RXx_D0-, RXx_D0+, RXx_D1-, RXx_D1+, RXx_D2- and RXx_D2+ [4]</b>						
$f_{max}$	maximum frequency		2.25	-	-	GHz
<b>Digital inputs [5]: pins PD</b>						
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
<b>Digital inputs [5]: pin RXx_HPD [4]</b>						
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$C_i$	input capacitance		-	-	2.8	pF
<b>Digital outputs: pin INT_N/MUTE</b>						
$V_{OH}$	HIGH-level output voltage	$C_L = 10\text{ pF}$ ; $I_{OH} = 2\text{ mA}$	2.4	-	-	V
$V_{OL}$	LOW-level output voltage	$C_L = 10\text{ pF}$ ; $I_{OL} = 2\text{ mA}$	-	-	0.4	V
<b>I<sup>2</sup>C-bus: pins I2C_SCL and I2C_SDA (Fast-mode) [5]</b>						
$f_{SCL}$	SCL clock frequency		-	-	400	kHz
$C_b$	capacitive load for each bus line		-	-	400	pF
$C_i$	input capacitance		-	-	10	pF
<b>DDC I<sup>2</sup>C-bus: pins RXx_DDC_DAT and RXx_DDC_CLK [6] [5]</b>						
$f_{SCL}$	SCL clock frequency	Standard-mode	-	-	100	kHz
		Fast-mode	-	-	400	kHz
$C_i$	input capacitance		-	-	10	pF
<b>DDC I<sup>2</sup>C-bus [5]: master bus; pins OUT_DDC_DAT and OUT_DDC_CLK</b>						
$f_{SCL}$	SCL clock frequency	Standard-mode	-	-	100	kHz
		Fast-mode	-	-	400	kHz
<b>MTP endurance</b>						
$N_{endu(W)}$	write endurance	number of cycles at $T_j = 125\text{ }^{\circ}\text{C}$	1000	-	-	


[1] Typical values: add 40 mA by connected link for regulator dimensioning.

[2] Maximum values: add 48 mA by connected link for regulator dimensioning.


[3] Maximum values: add 167 mW by connected link for regulator dimensioning ( $12\text{ mA} \times 3.47\text{ V} = 167\text{ mW}$ ).

- [4] x = A, B, C, D.
- [5] 5 V tolerant.
- [6] x = A, B, C, D, E.


## 12. Typical operating characteristics









a. Jitter measurement test bench




b. Typical jitter measurement in 480p60 24-bit deep color video format



c. Typical jitter measurement in 720p60 24-bit deep color video format




d. Typical jitter measurement in 1080p60 24-bit deep color video format




e. Typical jitter measurement in 1080p60 36-bit deep color video format


Fig 5. Typical jitter measurement




a. Typical eye diagram in 480p60 24-bit deep color video format



b. Typical eye diagram in 720p60 24-bit deep color video format




c. Typical eye diagram in 1080p60 24-bit deep color video format



d. Typical eye diagram in 1080p60 36-bit deep color video format

**Fig 6. Typical eye diagram measurement with Tx compliancy mask**

### 13. Application information



### 14. Package outline

LQFP100: plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm

SOT407-1




Fig 8. Package outline SOT407-1 (LQFP100)

## 15. Abbreviations

Table 9. Abbreviations

Acronym	Description
ATC	Authorized Test Center
AVR	Audio/Video Receiver
AWG	American Wire Gauge
CDM	Charged Device Model
DDC	Display Data Channel
DVI	Digital Video Input
EDID	Extended Display Identification Data
ESD	ElectroStatic Discharge
EQ	EQualizer
HBM	Human Body Model
HDCP	High-bandwidth Digital Content Protection
HDMI	High-Definition Multimedia Interface
HDTV	High-Definition TeleVision
HPD	Hot Plug Detect
I <sup>2</sup> C	Inter-Integrated Circuit
LCD	Liquid Crystal Display
MM	Machine Model
MTP	Multi-Time Programmable
POR	Power-On Reset
RGB	Red/Green/Blue
RT	Resistor Termination
SoC	System on a Chip
TMDS	Transition Minimized Differential Signaling
VGA	Video Graphic Array
YCbCr	Y = Luminance, Cb = Chroma blue, Cr = Chroma red

## 16. References

- [1] **HDMI 1.4** — High-Definition Multimedia Interface; Specification Version 1.4; 5 June 2009.
- [2] **CEA-861D** — A DTV profile for Uncompressed High-Speed Digital Interfaces; CEA-861rDv18; 5 August 2006.
- [3] **IEC-60958** — Digital audio interface - Part 1: General; Second edition; March 2004. Digital audio interface - Part 3: Consumer applications; Second edition; January 2003.
- [4] **IEC-61937** — Digital audio interface - Interface for non-linear PCM encode audio bit stream applying IEC-60958 - Part 1: General; First edition; May 2003.
- [5] **HDCP 1.3** — High-bandwidth Digital Content Protection; Revision 1.3; 21 December 2006.

[6] **E-DDC 1.1** — VESA Enhanced Display Data Channel Standard; Version 1.1; 24 March 2004.

[7] **DVI 1.0** — DVI Digital Video Interface; Revision 1.0; 2 April 1999.

## 17. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TDA1997HL_2	20091222	Product data sheet	-	TDA1997_1
Modifications:		<ul style="list-style-type: none"> <li>• <a href="#">Section 2 “Features”</a>: updated ESD part</li> <li>• <a href="#">Table 1 “Quick reference data”</a>: updated ESD part</li> <li>• <a href="#">Table 6 “Limiting values”</a>: updated ESD part</li> </ul>		
TDA1997_1	20090819	Objective data sheet	-	-

## 18. Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 18.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

### 18.4 Licenses

#### Purchase of NXP ICs with HDMI technology

Use of an NXP IC with HDMI technology in equipment that complies with the HDMI standard requires a license from HDMI Licensing LLC, 1060 E. Arques Avenue Suite 100, Sunnyvale CA 94085, USA, e-mail: [admin@hdmi.org](mailto:admin@hdmi.org).

### 18.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 19. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

20. Tables

Table 1. Quick reference data .....3  
Table 2. Ordering information .....3  
Table 3. Pin description .....5  
Table 4. Power management .....10  
Table 5. Default slave address .....11  
Table 6. Limiting values .....12  
Table 7. Thermal characteristics .....13  
Table 8. Characteristics .....13  
Table 9. Abbreviations .....21  
Table 10. Revision history .....22



## 21. Figures

---

- Fig 1. Block diagram .....4
- Fig 2. Pin configuration .....5
- Fig 3. I<sup>2</sup>C-bus access.....12
- Fig 4. Typical current consumption .....16
- Fig 5. Typical jitter measurement.....17
- Fig 6. Typical eye diagram measurement with  
Tx compliancy mask .....18
- Fig 7. Application diagram .....19
- Fig 8. Package outline SOT407-1 (LQFP100).....20

## 22. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>
<b>3</b>	<b>Applications</b> . . . . .	<b>2</b>
<b>4</b>	<b>Quick reference data</b> . . . . .	<b>3</b>
<b>5</b>	<b>Ordering information</b> . . . . .	<b>3</b>
<b>6</b>	<b>Block diagram</b> . . . . .	<b>4</b>
<b>7</b>	<b>Pinning information</b> . . . . .	<b>5</b>
7.1	Pinning . . . . .	5
7.2	Pin description . . . . .	5
<b>8</b>	<b>Functional description</b> . . . . .	<b>8</b>
8.1	HDMI input . . . . .	8
8.2	Equalizer . . . . .	8
8.3	Activity detection . . . . .	8
8.4	Embedded EDID memory . . . . .	8
8.5	Display Data Channel (DDC) . . . . .	9
8.6	HDMI features . . . . .	9
8.7	+5 V signal detection . . . . .	9
8.8	AUX_5V pin . . . . .	9
8.9	HDMI output . . . . .	10
8.10	Power management . . . . .	10
8.11	Power supplies . . . . .	11
8.12	I <sup>2</sup> C-bus . . . . .	11
8.12.1	I <sup>2</sup> C-bus protocol . . . . .	11
8.12.2	Memory page management . . . . .	12
<b>9</b>	<b>Limiting values</b> . . . . .	<b>12</b>
<b>10</b>	<b>Thermal characteristics</b> . . . . .	<b>13</b>
<b>11</b>	<b>Characteristics</b> . . . . .	<b>13</b>
<b>12</b>	<b>Typical operating characteristics</b> . . . . .	<b>16</b>
<b>13</b>	<b>Application information</b> . . . . .	<b>19</b>
<b>14</b>	<b>Package outline</b> . . . . .	<b>20</b>
<b>15</b>	<b>Abbreviations</b> . . . . .	<b>21</b>
<b>16</b>	<b>References</b> . . . . .	<b>21</b>
<b>17</b>	<b>Revision history</b> . . . . .	<b>22</b>
<b>18</b>	<b>Legal information</b> . . . . .	<b>23</b>
18.1	Data sheet status . . . . .	23
18.2	Definitions . . . . .	23
18.3	Disclaimers . . . . .	23
18.4	Licenses . . . . .	23
18.5	Trademarks . . . . .	23
<b>19</b>	<b>Contact information</b> . . . . .	<b>23</b>
<b>20</b>	<b>Tables</b> . . . . .	<b>24</b>
<b>21</b>	<b>Figures</b> . . . . .	<b>25</b>
<b>22</b>	<b>Contents</b> . . . . .	<b>26</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 22 December 2009

Document identifier: TDA1997HL\_2