

Data Sheet

ADG1236

FEATURES

- 1.3 pF off capacitance
- 3.5 pF on capacitance
- 1 pC charge injection
- 33 V supply range
- 120 Ω on resistance
- Fully specified at +12 V, ± 15 V
- No V_L supply required
- 3 V logic-compatible inputs
- Rail-to-rail operation
- 16-lead TSSOP and 12-lead LFCSP packages
- Typical power consumption: <0.03 μW

APPLICATIONS


- Automatic test equipment
- Data acquisition systems
- Battery-powered systems
- Sample-and-hold systems
- Audio/video signal routing
- Communication systems

GENERAL DESCRIPTION

The ADG1236 is a monolithic CMOS device containing two independently selectable SPDT switches. It is designed on an *i*CMOS® process. *i*CMOS (industrial CMOS) is a modular manufacturing process combining high voltage complementary metal-oxide semiconductor (CMOS) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage devices has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The ultralow capacitance and charge injection of the device make it an ideal solution for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth makes the device suitable for video signal switching. *i*CMOS construction ensures ultralow power dissipation, making the device ideally suited for portable and battery-powered instruments.

FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC 1 INPUT 04776-001

Figure 1.

Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. Both switches exhibit break-before-make switching action for use in multiplexer applications.

PRODUCT HIGHLIGHTS

1. 1.3 pF off capacitance (± 15 V supply).
2. 1 pC charge injection.
3. 3 V logic-compatible digital inputs: $V_{IH} = 2.0$ V, $V_{IL} = 0.8$ V.
4. No V_L logic power supply required.
5. Ultralow power dissipation: <0.03 μW .
6. 16-lead TSSOP and 12-lead 3 mm × 3 mm LFCSP packages.

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2005–2016 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	6
Applications.....	1	ESD Caution.....	6
Functional Block Diagram	1	Truth Table for Switches.....	6
General Description	1	Pin Configurations and Function Descriptions	7
Product Highlights	1	Terminology	8
Revision History	2	Typical Performance Characteristics	9
Specifications.....	3	Test Circuits.....	12
Dual Supply.....	3	Outline Dimensions.....	14
Single Supply	5	Ordering Guide	14

REVISION HISTORY

3/16—Rev. 0 to Rev. A

Changes to Figure 2 and Figure 3	7
Updated Outline Dimensions	14
Changes to Ordering Guide	14

9/05—Revision 0: Initial Version

SPECIFICATIONS**DUAL SUPPLY**

$V_{DD} = 15 \text{ V} \pm 10\%$, $V_{SS} = -15 \text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted.

Table 1.

Parameters	Y Version ¹			Unit	Test Conditions/Comments ¹
	25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance (R_{ON})	120	230	260	Ω typ	$V_S = \pm 10 \text{ V}$, $I_S = -1 \text{ mA}$; Figure 20
On Resistance Match Between Channels (ΔR_{ON})	3.5			Ω max	$V_{DD} = +13.5 \text{ V}$, $V_{SS} = -13.5 \text{ V}$
On Resistance Flatness (R_{FLATON})	6	10	12	Ω typ	$V_S = \pm 10 \text{ V}$, $I_S = -1 \text{ mA}$
	20			Ω max	$V_S = -5 \text{ V}$, 0 V, +5 V; $I_S = -1 \text{ mA}$
	57	72	79	Ω typ	
				Ω max	
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.02			nA typ	$V_{DD} = +16.5 \text{ V}$, $V_{SS} = -16.5 \text{ V}$
	± 0.1	± 0.6	± 1	nA max	$V_S = \pm 10 \text{ V}$, $V_S = \mp 10 \text{ V}$; Figure 21
Drain Off Leakage, I_D (Off)	± 0.02			nA typ	$V_S = \pm 10 \text{ V}$, $V_S = \mp 10 \text{ V}$; Figure 21
	± 0.1	± 0.6	± 1	nA max	
Channel On Leakage, I_D , I_S (On)	± 0.02			nA typ	$V_S = V_D = \pm 10 \text{ V}$; Figure 22
	± 0.2	± 0.6	± 1	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.005		± 0.1	μA typ	$V_{IN} = V_{INL}$ or V_{INH}
Digital Input Capacitance, C_{IN}	2			μA max	
				pF typ	
DYNAMIC CHARACTERISTICS ²					
Transition Time, $t_{TRANS AOFF BON}$	125			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	150	200		ns max	$V_S = 10 \text{ V}$; Figure 23
Transition Time, $t_{TRANS BOFF AON}$	70			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	90	115		ns max	$V_S = 10 \text{ V}$; Figure 23
Break-Before-Make Time Delay, t_D	25		10	ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
				ns min	$V_{S1} = V_{S2} = 10 \text{ V}$; Figure 24
Charge Injection	-1			pC typ	$V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; Figure 25
Off Isolation	80			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 26
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 27
Total Harmonic Distortion + Noise	0.15			% typ	$R_L = 10 \text{ k}\Omega$, 5 V rms, $f = 20 \text{ Hz}$ to 20 kHz
-3 dB Bandwidth	1000			MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; Figure 28
C_S (Off)	1.3			pF typ	$f = 1 \text{ MHz}$; $V_S = 0 \text{ V}$
	1.6			pF max	$f = 1 \text{ MHz}$; $V_S = 0 \text{ V}$
C_D , C_S (On)	3.5			pF typ	$f = 1 \text{ MHz}$; $V_S = 0 \text{ V}$
	4.3			pF max	$f = 1 \text{ MHz}$; $V_S = 0 \text{ V}$

Parameters	Y Version¹			Unit	Test Conditions/Comments¹
	25°C	-40°C to +85°C	-40°C to +125°C		
POWER REQUIREMENTS					
I _{DD}	0.001		1.0	µA typ µA max	V _{DD} = +16.5 V, V _{SS} = -16.5 V Digital inputs = 0 V or V _{DD}
I _{DD}	170		230	µA typ µA max	Digital inputs = 5 V
I _{SS}	0.001		1.0	µA typ µA max	Digital inputs = 0 V or V _{DD}
I _{SS}	0.001		1.0	µA typ µA max	Digital inputs = 5 V

¹ Temperature range for Y version is -40°C to +125°C.

² Guaranteed by design; not subject to production test.

SINGLE SUPPLY

$V_{DD} = 12 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, GND = 0 V, unless otherwise noted.

Table 2.

Parameters	Y Version ¹			Unit	Test Conditions/Comments
	25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range		0 V to V_{DD}		V	
On Resistance (R_{ON})	300			Ω typ	$V_S = 0 \text{ V}$ to 10 V, $I_S = -1 \text{ mA}$; Figure 20
	475	567	625	Ω max	$V_{DD} = 10.8 \text{ V}$, $V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels (ΔR_{ON})	4.5			Ω typ	$V_S = 0 \text{ V}$ to 10 V, $I_S = -1 \text{ mA}$
On Resistance Flatness ($R_{FLAT(ON)}$)	16	26	27	Ω max	
	60			Ω typ	$V_S = 3 \text{ V}$, 6 V, 9 V, $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.02			nA typ	$V_{DD} = 13.2 \text{ V}$
	± 0.1	± 0.6	± 1	nA max	$V_S = 1 \text{ V}/10 \text{ V}$, $V_D = 10 \text{ V}/1 \text{ V}$; Figure 21
Drain Off Leakage, I_D (Off)	± 0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}$, $V_D = 10 \text{ V}/1 \text{ V}$; Figure 21
	± 0.1	± 0.6	± 1	nA max	
Channel On Leakage, I_D , I_S (On)	± 0.02			nA typ	$V_S = V_D = 1 \text{ V}$ or 10 V, Figure 22
	± 0.2	± 0.6	± 1	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}		2.0		V min	
Input Low Voltage, V_{INL}		0.8		V max	
Input Current, I_{INL} or I_{INH}	0.001		± 0.1	μA typ	$V_{IN} = V_{INL}$ or V_{INH}
				μA max	
Digital Input Capacitance, C_{IN}	3			pF typ	
DYNAMIC CHARACTERISTICS ²					
Transition Time, $t_{TRANS BOFF AON}$	105			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	140	175		ns max	$V_S = 8 \text{ V}$; Figure 23
Transition Time, $t_{TRANS AOFF BON}$	155			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	190	255		ns max	$V_S = 8 \text{ V}$; Figure 23
Break-Before-Make Time Delay, t_D	50		10	ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
				ns min	$V_{S1} = V_{S2} = 8 \text{ V}$; Figure 24
Charge Injection	-0.8			pC typ	$V_S = 6 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; Figure 25
Off Isolation	75			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 26;
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 27
-3 dB Bandwidth	800			MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; Figure 28
C_S (Off)	1.6			pF typ	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
	1.9			pF max	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
C_D , C_S (On)	4			pF typ	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
	4.9			pF max	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
POWER REQUIREMENTS					
I_{DD}	0.001			μA typ	$V_{DD} = 13.2 \text{ V}$
				μA max	Digital inputs = 0 V or V_{DD}
I_{DD}	170	1.0		μA typ	Digital inputs = 5 V
		230		μA max	

¹ Temperature range for Y version is -40°C to $+125^\circ\text{C}$.

² Guaranteed by design; not subject to production test.

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Rating
V_{DD} to V_{SS}	35 V
V_{DD} to GND	-0.3 V to +25 V
V_{SS} to GND	+0.3 V to -25 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Digital Inputs ¹	GND - 0.3 V to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current per Channel, S or D	25 mA
Operating Temperature Range Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ_{JA} Thermal Impedance	112°C/W
12-Lead LFCSP, θ_{JA} Thermal Impedance	80°C/W
Reflow Soldering Peak Temperature, Pb Free	260°C

¹ Over voltages at IN, S, or D are clamped by internal diodes. Current must be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TRUTH TABLE FOR SWITCHES

Table 4.

IN	Switch A	Switch B
0	Off	On
1	On	Off

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	11	IN1	Logic Control Input.
2	12	S1A	Source Terminal. Can be an input or output.
3	1	D1	Drain Terminal. Can be an input or output.
4	2	S1B	Source Terminal. Can be an input or output.
5	3	V _{SS}	Most Negative Power Supply Potential.
6	4	GND	Ground (0 V) Reference.
7, 8, 14 to 16	10	NC	No Connect.
9	5	IN2	Logic Control Input.
10	6	S2A	Source Terminal. Can be an input or output.
11	7	D2	Drain Terminal. Can be an input or output.
12	8	S2B	Source Terminal. Can be an input or output.
13	9	V _{DD}	Most Positive Power Supply Potential.

TERMINOLOGY

I_{DD}	C_D (Off)
The positive supply current.	The off switch drain capacitance, measured with reference to ground.
I_{SS}	C_D, C_S (On)
The negative supply current.	The on switch capacitance, measured with reference to ground.
V_D (V_S)	C_{IN}
The analog voltage on Terminals D and S.	The digital input capacitance.
R_{ON}	t_{TRANS}
The ohmic resistance between D and S.	The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.
R_{FLAT(ON)}	Charge Injection
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
I_S (Off)	Off Isolation
The source leakage current with the switch off.	A measure of unwanted signal coupling through an off switch.
I_D (Off)	Crosstalk
The drain leakage current with the switch off.	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
I_D, I_S (On)	Bandwidth
The channel leakage current with the switch on.	The frequency at which the output is attenuated by 3 dB.
V_{INL}	On Response
The maximum input voltage for Logic 0.	The frequency response of the on switch.
V_{INH}	Insertion Loss
The minimum input voltage for Logic 1.	The loss due to the on resistance of the switch.
I_{INL} (I_{INH})	THD + N
The input current of the digital input.	The ratio of the harmonic amplitude plus noise of the signal to the fundamental.
C_S (Off)	
The off switch source capacitance, measured with reference to ground.	

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 7. On Resistance as a Function of V_D (V_S) for Different Temperatures, Dual Supply




Figure 5. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 8. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




Figure 6. On Resistance as a Function of V_D (V_S) for Single Supply










Figure 9. Leakage Currents as a Function of Temperature, Dual Supply






Figure 16. On Response vs. Frequency




Figure 18. Capacitance vs. Source Voltage for Dual Supply




Figure 17. THD + N vs. Frequency




Figure 19. Capacitance vs. Source Voltage for Single Supply

TEST CIRCUITS




Figure 20. Test Circuit 1—On Resistance




Figure 21. Test Circuit 2—Off Resistance




Figure 22. Test Circuit 3—On Leakage




Figure 23. Test Circuit 4—Switching Times




Figure 24. Test Circuit 5—Break-Before-Make Time Delay




Figure 25. Test Circuit 6—Charge Injection




Figure 26. Test Circuit 7—Off Isolation




Figure 28. Test Circuit 9—Bandwidth




Figure 27. Test Circuit 8—Channel-to-Channel Crosstalk




Figure 29. Test Circuit 10—THD + Noise

OUTLINE DIMENSIONS




Figure 30. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)

Dimensions shown in millimeters




Figure 31. 12-Lead Lead Frame Chip Scale Package [LFCSP]
3 mm × 3 mm Body and 0.75 mm Package Height
(CP-12-4)

Dimensions shown in millimeters

111808-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG1236YRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YRUZ-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YCPZ-500RL7	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package [LFCSP]	CP-12-4
ADG1236YCPZ-REEL7	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package [LFCSP]	CP-12-4

¹ Z = RoHS Compliant Part.

NOTES

NOTES