

Features and Benefits

- Low R_{DS(on)} outputs
- Drives two DC motors or single stepper motor
- Low power standby (Sleep) mode with zero current drain
- Thermal shutdown protection
- Parallel operation option for 1.8 A, single DC motor
- Overcurrent protection:
- Output to supply short
- Output to GND short
- Output load short

Packages:



10-pin MSOP with exposed thermal pad (LY package)



10-pin SSOP (LN package)

Not to scale

Description

The A3909 is a dual full bridge motor driver, designed for 12 V medium power applications. The outputs are rated for operation through a power supply range of 4 to 18 V, and capable of up to 1 A per phase.

Paralleling the outputs is possible for higher amperage single DC motor applications.

The four inputs (IN1 to IN4) can control DC motors in forward, reverse, brake, and coast modes, or a bipolar stepper motor in full- and half-step modes.

The A3909 is supplied in a 10-pin MSOP package with exposed thermal pad (suffix LY) and a 10-pin SSOP (suffix LN) for wave solder applications. Both packages are lead (Pb) free with 100% matte-tin leadframe plating.

Functional Block Diagram



Selection Guide

Part Number	Package	Packing		
A3909GLNx-T*	10-pin SSOP	3000 pieces per 13-in. reel		
A3909GLYTR-T	10-pin MSOP with exposed thermal pad	4000 pieces per 13-in. reel		

*Contact Allegro Sales for availability of this package option.

Absolute Maximum Ratings*

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage	V _{BB}		18	V
Logic Input Voltage Range	V _{IN}		–0.3 to 6	V
Output Current	I _{OUT}		1	V
Output Voltage	V _{OUT}		–0.3 to V _{BB} + 1	V
Operating Ambient Temperature	T _A	G temperature range	-40 to 105	°C
Maximum Junction Temperature	T _J (max)		150	°C
Storage Temperature	T _{stg}		–55 to 150	°C

Thermal Characteristics may require derating at maximum conditions, see application information

Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	R _{0JA}	LN package (estimated), on 1-layer PCB with copper limited to pin area	130	°C/W
		LY package, on 2-layer PCB with 2.260 in. ² of copper area each side	48	°C/W

*Additional thermal information available on the Allegro website.

Terminal List Table

Pin-out Diagram

IN1 1 IN2 2 VBB 3 IN3 4	PAD PAD (LY package)	10 OUT1 9 OUT2 8 GND 7 OUT3
IN3 4	1	7 OUT3
IN4 5	نــــــ	6 OUT4

LN and LY packages

Number Function Name 1 IN1 Logic input 2 IN2 Logic input VBB 3 Input supply 4 IN3 Logic input 5 IN4 Logic input OUT4 6 Motor terminal 7 OUT3 Motor terminal 8 GND Ground 9 OUT2 Motor terminal 10 OUT1 Motor terminal _ PAD (LY package) Exposed thermal pad



Characteristic Symbol **Test Conditions** Min. Max. Unit Тур. VBB Voltage Range 4 18 V V_{BB} _ 4 _ 8 mΑ VBB Supply Current I_{BB} Standby Mode <1 10 μA _ I = 1 A, T_J = 25°C, V_{BB} = 12 V 2 1.6 Ω Total Driver On-Resistance (Sink + R_{DS(on)tot} Source) $I = 1 A, T_J = 25^{\circ}C, V_{BB} = 4 V$ _ 2.7 3.5 Ω Source Driver On-Resistance I = 1 A, T_J = 25°C, V_{BB} = 12 V 1.12 Ω _ R_{DS(on)src} _ Sink Driver On-Resistance I = 1 A, T_J = 25°C, V_{BB} = 12 V 0.48 Ω R_{DS(on)snk} _ _ Input Logic Low Level VIL(Standby) All inputs low _ 0.4 V _ Input Logic Low Level V V_{IL} _ 8.0 _ Input Logic High Level V_{IH} 2 V _ _ mV Input Hysteresis V_{HYS} 100 300 500 $V_{IN} = 5 V$ (Pull down = 50 k Ω) Logic Input Current I_{IN} _ 100 150 μΑ VBB UVLO 3.6 3.95 V V_{BBUVLO} V_{BB} rising _ VBB UVLO Hysteresis 100 300 500 mV V_{BBHYS} $IN1 = IN2 = IN3 = IN4 < V_{IL(Standby)}$ 1 1.5 Standby Timer t_{STB} _ ms °C Thermal Shutdown Temperature T_{JTSD} Temperature increasing 150 165 180 Thermal Shutdown Hysteresis $\Delta T_{\rm J}$ Recovery = $T_{JTSD} - \Delta T_J$ 20 °C _

ELECTRICAL CHARACTERISTICS* Valid at T_A = 25°C; unless otherwise specified

*Specified limits are tested at a single temperature and assured through operating temperature range by design and characterization.



A3909

Motor Operation Truth Table

Stepper Mo	otor									
IN1	IN2	IN3	IN4	OUT1	OUT2	OUT3	OUT4	Function		
0	0	0	0	Off	Off	Off	Off	Sleep Mode	Sleep Mode	
1	0	1	0	н	L	Н	L	Step 1	Step 1	
0	0	1	0	Off	Off	н	L	_	Step 2	
0	1	1	0	L	Н	н	L	Step 2	Step 3	
0	1	0	0	L	н	Off	Off	_	Step 4	
0	1	0	1	L	Н	L	Н	Step 3	Step 5	
0	0	0	1	Off	Off	L	н	_	Step 6	
1	0	0	1	н	L	L	Н	Step 4	Step 7	
1	0	0	0	н	L	Off	Off	_	Step 8	
DC Motors	(Dual)							·		
IN1 c	or IN3	IN2 c	or IN4	OUT1	OUT2	OUT3	OUT4	Fun	Function	
	0		0	Off	Off	Off	Off	High Impedance (Sleep Mode) / Coast		
	1		0	н	L	н	L	Forward		
(0		1	L	Н	L	Н	Reverse		
	1		1	L	L	L	L	Brake		
DC Motor (S	Single, Paral	leled)								
IN1 c	or IN3	IN2 c	or IN4	OUT1	OUT2	OUT3	OUT4	Fun	ction	
(0		0	Off	Off	Off	Off		pedance de) / Coast	
	1		0	н	L	Н	L	For	ward	
(0		1	L	н	L	н	Reverse		
	1		1	L	L	L	L	Brake		
DC Motor (E	External PWI	N)								
IN1 c	or IN3	IN2 c	or IN4	OUT1	OUT2	OUT3	OUT4	Fun	ction	
	1		0	Н	L	н	L	For	Forward	
(0		0	Off	Off	Off	Off	Fast Decay		
	0		1	L	н	L	Н	Reverse		
	0		0	Off	Off	Off	Off	Fast Decay		
	1		0	Н	L	Н	L	Forward		
	1		1	L	L	L	L	Slow	Slow Decay	
(0		1	L	Н	L	Н	Rev	verse	
	1		1	L	L	L	L	Slow	Slow Decay	

NOTE: 0 = logic low with $V_{INx} < V_{IN(0)}(max)$, 1 = logic high with $V_{INx} > V_{IN(1)}(min)$, H = voltage high, source driver on, L = voltage low, sink driver on



Functional Description

Device Operation

The 3909 is designed to operate two DC motors or a single stepper motor. The outputs are PMOS source drivers combined with low $R_{DS(on)}$ DMOS sink drivers.

Protection circuitry includes internal thermal shutdown, protection against shorted loads, and against outputs shorted to GND or supply. Undervoltage lockout prevents damage by keeping the outputs off until the driver has enough voltage to operate normally.

A low power standby (Sleep) mode is activated when all inputs are low for longer than 1 ms. Sleep mode disables all of the circuitry making the IC ideal for battery operated applications.

Overcurrent Protection (OCP)

The A3909 is protected against accidental shorts or motor outputs to ground and supply, as well as a shorted load condition. For the source drivers, the current is monitored after the MOSFET is turned on. If the current exceeds 1.8 A for longer than 2 μ s, then a fault condition is asserted. The sink driver utilizes a drain-tosource voltage monitor. If the voltage exceeds 2 V for longer than 2 μ s, the fault condition is asserted.

When a fault occurs, the IC immediately disables both sides of the full bridge where the fault occurred. The full bridge input commands will be ignored for a 2 ms period before being allowed to retry. Each channel has independent overcurrent protection.

During OCP events, the absolute ratings may be exceeded for a short period of time before the outputs are disabled.

Thermal Shutdown

If the die temperature increases to T_{JTSD} , then all outputs are disabled until the internal temperature falls below a hysteresis level, T_{TSDHYS} , of 20°C. Internal UVLO is detected on VBB to prevent output drivers from turning on when below the UVLO threshold.



DC Motor Timing Diagram





Stepper Motor Timing Diagram



Allegro MicroSystems, LLC 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com

Application Information



Configuration for parallel operation with 1.8 A output current capability





LN package board

LY package board via layout for thermal dissipation

OUT1 OUT2 OUT3

OUT4

GND

VBB







A3909

Dual Full Bridge Motor Driver

Package LN, 10-Pin SSOP





A3909

Dual Full Bridge Motor Driver



Package LY, 10-Pin MSOP With Exposed Thermal Pad

Allegro McroSystems, LLC

Copyright ©2013, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

