Triple High-Voltage Scan Driver for TFT-LCD

Check for Samples: TPS65191

FEATURES

- **Triple High-Voltage Scan Driver**
- **Scan Driver Output Charge Share**
- **High Output-Voltage Level: Up to 35 V**
- **Low Output-Voltage Level: Down to –28 V**
- **Logic-Level Inputs**

- **32-pin 5-mm × 5-mm QFN Package**

APPLICATIONS

- **TFT LCD Using ASG (Amorphous Silicon Gate) Technology**

DESCRIPTION

The TPS65191 is a triple high-voltage scan driver to drive an ASG (amorphous silicon gate) circuit on TFT glass. Each single high-voltage scan driver receives logic-level inputs of CPVx and generates two high-voltage outputs of CKVx, CKVBx. The device receives a logic-level input of STV and generates a high-voltage output of STVP. These outputs are swings from Voff (–28 V) to Von (35 V) and are used to drive the ASG circuit and charge/discharge the capacitive loads of the TFT LCD. In order to reduce the power dissipation of device, a charge-share function is implemented. The device features discharge function, which shorts Voff to GND in order to shut down the panel faster when the LCD is turned off.

S0418-02

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION[1]

T_A	ORDERING P/N	PACKAGE	PACKAGE MARKING
−40°C to 85°C	TPS65191RHBR	32-pin 5-mm × 5-mm QFN	TPS65191

(1) The RHB package has quantities of 2500 devices per reel.

ABSOLUTE MAXIMUM RATINGS[1]

over operating free-air temperature range (unless otherwise noted)

	VALUE	UNIT
Voltage on pins CPVx, STV	−0.3 to 5.5	V
Voltage on pins EN	−0.3 to 5.5	V
Input voltage on VON[2]	40	V
Input voltage on VOFF[2]	−30	V
Voltage on CKVx, CKVBx, CKVCSx, CKVBCSx	−30 to 40	V
VON–VOFF	62	V
Voltage on STVP	−30 to 40	V
Voltage on DISH	−3.6 to 5.5	V
ESD rating, HBM	2	kV
ESD rating, MM	200	V
ESD rating, CDM	700	V
Continuous power dissipation	See Dissipation Rating Table	
Operating junction temperature range	−40 to 150	°C
Storage temperature range	−65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.

DISSIPATION RATINGS

PACKAGE	$R_{\theta JA}$	$T_A \leq 25°C$ POWER RATING	$T_A = 70°C$ POWER RATING	$T_A = 85°C$ POWER RATING
32-pin 5-mm × 5-mm QFN	75°C/W (Low-K board)	1.33 W	0.73 W	0.53 W

RECOMMENDED OPERATING CONDITIONS

|		MIN	TYP	MAX	UNIT
VON	Positive high-voltage range	15		35	V
VOFF	Negative low-voltage range	−28		−3	V
VON–VOFF	VON to VOFF voltage range			60	V
f_{CPV}	CPV input frequency			150	kHz
T_A	Operating ambient temperature	−40		85	°C
T_J	Operating junction temperature	−40		125	°C

ELECTRICAL CHARACTERISTICS

VOFF = –10 V, VON = 30 V, EN = 3.3 V, T_A = –40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{QIN}	Quiescent current into VON	CPVx = GND, STV = 3.3 V		600	900	µA
	Quiescent current out of VOFF			120	200	
I_{SD}	Shutdown current into VON	CPVx = GND, STV = 3.3 V, EN = GND		520	900	µA
	Shutdown current out of VOFF			260	400	
UNDERVOLTAGE LOCKOUT						
V_{UVLO}	Undervoltage lockout threshold on VON	VON rising	10		13	V
		Hysteresis		250		mV
LOGIC SIGNALS EN, CPVx, STV						
V_{IH}	High level input voltage of CPVx, STV, EN		2			V
V_{IL}	Low level input voltage of CPVx, STV, EN				0.5	V
OUTPUT CKVx, CKVBx, STVP, CKVCSx						
V_{OH}	Output high voltage of CKVx, CKVBx	I_{OH} = 10 mA	VON – 0.3			V
	Output high voltage of STVP		VON – 0.8			
V_{OL}	Output low voltage of CKVx, CKVBx	I_{OL} = –10 mA			VOFF + 0.2	V
	Output low voltage of STVP				VOFF + 0.4	
R_{CHSH}	Charge sharing on resistance	I_{CHSH} = 10 mA		120		Ω
DISCHARGING CIRCUIT						
R_{DSCHG}	Discharging resistance	DISH = –2 V		1.5		kΩ
R_{BIAS}	Resistance DISH to GND			100		kΩ
CONTROL DELAY						
V_{DLYREF}	Reference voltage for comparator			2.9		V
I_{DLYREF}	Delay charge current			15		µA
R_{DLY}	Delay resistor		140	200	260	kΩ

## ELECTRICAL CHARACTERISTICS (continued)

VOFF = –10 V, VON = 30 V, EN = 3.3 V, T_A = –40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC CHARACTERISTICS						
Slew–	Slew rate, Slew– $_{STVP}$	Load = 4.7 nF (See Figure 1)	30	55		V/μs
Slew+	Slew rate, Slew+ $_{STVP}$		20	35		V/μs
t_{pf}	Propagation delay, $t_{pf\text{-}STVP}$			40	100	ns
t_{pr}	Propagation delay, $t_{pr\text{-}STVP}$			30	100	ns

Figure 1. Switching Characteristics of STVP

Product Folder Link(s): *TPS65191*

CKVx, CKVBx SWITCHING CHARACTERISTICS

VOFF = –10 V, VON = 30 V, EN = 3.3 V, T_A = –40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{csf}	$t_{csf\text{-}CPVx\_CKVx}$, $t_{csf\text{-}CPVx\_CKVBx}$	f_{CPVx} = 85 kHz, STV = GND, See Figure 2, load = 4.7 nF, R_{CS1} = R_{BCS1} = R_{CS2} = R_{BCS2} = 50 Ω		80	150	ns
t_{csr}	$t_{csr\text{-}CPVx\_CKVx}$, $t_{csr\text{-}CPVx\_CKVBx}$			80	150	ns
t_f	$t_{f\text{-}CPVx\_CKVx}$, $t_{f\text{-}CPVx\_CKVBx}$			40	100	ns
t_r	$t_{r\text{-}CPVx\_CKVx}$, $t_{r\text{-}CPVx\_CKVBx}$			30	100	ns

Figure 2. Switching Characteristics of CKVx, CKVBx (STV = GND)

CKVx, CKVBx SWITCHING CHARACTERISTICS (Continued)

VOFF = −10 V, VON = 30 V, EN = 3.3 V, T_A = −40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Slew+	Slew+ $_{CKVx}$, Slew+ $_{CKVBx}$	f_{CPVx} = 85 kHz, STV = 3.3 V, See Figure 3, load = 4.7 nF, R_{CSx} = R_{BCSx} = 50 Ω	50	100		V/μs
Slew−	Slew− $_{CKVx}$, Slew− $_{CKVBx}$	f_{CPVx} = 85 kHz, STV = 3.3 V, See Figure 3, load = 4.7 nF, R_{CSx} = R_{BCSx} = 50 Ω	70	130		V/μs

Figure 3. CKVx, CKVBx Output Rise and Fall Times (STV = 3.3 V)

Product Folder Link(s): *TPS65191*

DEVICE INFORMATION

RHB Package
(Top View)

P0048-13

Exposed thermal pad and NC pins are recommended to be connected with ground on the PCB for better thermal dissipation.

PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
CKV1	26	O	Output vertical-scan clock 1 for ASG
CKV2	31	O	Output vertical-scan clock 2 for ASG
CKV3	4	O	Output vertical-scan clock 3 for ASG
CKVB1	29	O	Inverted-output vertical-scan clock 1 for ASG
CKVB2	2	O	Inverted-output vertical-scan clock 2 for ASG
CKVB3	7	O	Inverted-output vertical-scan clock 3 for ASG
CKVBCS1	28	I	Charge-share input for CKVB1
CKVBCS2	1	I	Charge-share input for CKVB2
CKVBCS3	6	I	Charge-share input for CKVB3
CKVCS1	27	I	Charge-share input for CKV1
CKVCS2	32	I	Charge-share input for CKV2
CKVCS3	5	I	Charge-share input for CKV3
CPV1	12	I	Input vertical-scan clock 1
CPV2	13	I	Input vertical-scan clock 2
CPV3	14	I	Input vertical-scan clock 3
DISH	19	I	VOFF discharge control
DLY	17	O	Connecting a capacitor from this pin to GND allows the setting of the start-up delay.
EN	16	I	Enable pin of device. When this pin is pulled high, the device starts up after a delay time set by DLY has passed.
GND	9, 25	–	Ground
NC	3, 11, 15, 18, 20, 21, 23, 30	–	Not connected

PIN FUNCTIONS (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
STV	10	I	Input vertical-scan start signal
STVP	8	O	Output vertical-scan start signal
VOFF	22	I	Negative low-supply voltage
VON	24	I	Positive high-supply voltage
Thermal pad		–	Not connected

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
SYSTEM PERFORMANCE			
	Start-up sequence CKVx	EN = HIGH after UVLO, C_{DLY} = 10 nF, STV = LOW	Figure 4
		EN = HIGH before UVLO, C_{DLY} = 10 nF, STV = LOW	Figure 5
	Start-up sequence STVP	EN = HIGH after UVLO, C_{DLY} = 10 nF, CPVx = LOW	Figure 6
		EN = HIGH before UVLO, C_{DLY} = 10 nF, CPVx = LOW	Figure 7
OUTPUT CKVx, CKVBx and STVP			
	Rise time / propagation delay of CKVx	STV = HIGH, load = 4.7 nF	Figure 8
		STV = LOW, load = 4.7 nF	Figure 9
	Fall time / propagation delay of CKVx	STV = HIGH, load = 4.7 nF	Figure 10
		STV = LOW, load = 4.7 nF	Figure 11
	Rise time / propagation delay of STVP	CPV1 = LOW, load = 4.7 nF	Figure 12
	Fall time / propagation delay of STVP	CPV1 = LOW, load = 4.7 nF	Figure 13
	STVP output	CPV1 = HIGH	Figure 14
		CPV1 = LOW	Figure 15
	CKVx, CKVBx outputs	STV = HIGH	Figure 16
		STV = LOW	Figure 17

2.5 ms/div

G001

**Figure 4. Start-Up Sequence CKVx,
EN = HIGH After UVLO**

5 ms/div

G002

**Figure 5. Start-Up Sequence CKVx,
EN = HIGH Before UVLO**

**Figure 6. Start-Up Sequence STVP,
EN = HIGH After UVLO**

**Figure 7. \Start-Up Sequence STVP,
EN = HIGH Before UVLO**

**Figure 8. Rise Time / Propagation Delay of CKVx,
STV = HIGH**

**Figure 9. Rise Time / Propagation Delay of CKVx,
STV = LOW**

**Figure 10. Fall Time / Propagation Delay of CKVx,
STV = HIGH**

**Figure 11. Fall Time / Propagation Delay of CKVx,
STV = LOW**

200 ns/div

Figure 12. Rise Time / Propagation Delay of STVP, CPV1 = LOW

200 ns/div

Figure 13. Fall Time / Propagation Delay of STVP, CPV1 = LOW

25 ms/div

Figure 14. STVP Output, CPV1 = HIGH

10 µs/div

Figure 15. STVP Output, CPV1 = LOW

10 µs/div

Figure 16. CKVx, CKVBx Outputs, STV = HIGH

10 µs/div

Figure 17. CKVx, CKVBx Outputs, STV = LOW

Product Folder Link(s): *TPS65191*

BLOCK DIAGRAM

B0366-02

DETAILED DESCRIPTION

UNDERVOLTAGE LOCKOUT

The device has an undervoltage lockout feature to avoid improper operation of the device when input voltage VON is low. When VON is lower than 10 V, the device shuts down, and outputs CKVx, CKVBx, and STVP enter the high-impedance state.

INPUT SIGNALS

The timing controller in the system provides input signals of TPS65191. STV is the synchronous signal for picture frames, and its frequency depends on frame rate. CPVx are the synchronous signals for horizontal lines, and their frequency depends on frame rate and vertical resolution.

OUTPUT SIGNALS

The STVP, CKVx, and CKVBx of scan-driver outputs are generated with internal switches. Table 1 and Table 2 show the logic diagrams of the scan-driver outputs.

Table 1. STVP Logic Diagram

INPUT		OUTPUT
STV	**CPV1**	**STVP**
LOW	Don't care	VOFF
HIGH	LOW	VON
HIGH	HIGH	High impedance

Table 2. CKVx, CKVBx, and Output Charge-Share Logic

INPUT		OUTPUT		
STV	**CPVx**	**CKVx**	**CKVBx**	**CHARGE SHARE**
LOW	LOW	High impedance	High impedance	Enable
LOW	Rising edge	Toggle state	Toggle state	Disable
LOW	HIGH	Previous state	Previous state	Disable
HIGH	LOW	VOFF	VON	Disable
HIGH	HIGH	VON	VOFF	Disable

OUTPUT CHARGE SHARE

Power dissipation can be reduced by the output charge share. Figure 18 shows the current flows when the charge share is enabled. CKVCSx and CKVBCSx are charge-share inputs. When the charge share is enabled, the charge that is in the capacitor of the positive voltage line is transferred to the capacitor of the negative voltage line. Charge-sharing resistors R_{CSx} and R_{BCSx} reduce the peak current into charge-share inputs, CKVCSx and CKVBCSx, during the output charge share. These resistors also control the slope of the output charge-share waveform. The smaller R_{CSx} and R_{BCSx}, the higher the peak current into the charge-share inputs and the steeper the slope of output charge-share waveform. The power dissipation in charge-sharing resistors should be taken into consideration. With 0603 size resistors, the power rating of two in parallel is good for most applications.

Product Folder Link(s): *TPS65191*

Figure 18. Single-Scan Driver Block Diagram

START-UP SEQUENCE (EN, DLY)

The TPS65191 has an adjustable start-up sequencing that is set by EN and DLY. When VON is below the UVLO threshold, all outputs are at high impedance. When EN is pulled LOW after UVLO threshold is reached, all outputs follow VOFF. Pulling EN high enables the device after a delay time set by the capacitor connected to DLY, and the delay time starts when EN = HIGH. If EN is pulled high before the UVLO threshold is reached, the delay starts when VON reaches the UVLO threshold. Pulling EN low disables the device, and outputs CKVx, CKVBx, and STVP follow VOFF as long as VON is higher than the UVLO threshold. For the typical start-up sequence, see Figure 19 and Figure 20.

SETTING THE DELAY TIME (DLY)

Connecting an external capacitor to the DLY pin sets the delay time. If no delay time is required, the DLY pin can be left floating. The external capacitor is charged with a constant-current source of typically 15 µA. The delay time is terminated when the capacitor voltage reaches the internal reference voltage of 2.9 V, and the final DLY voltage on an external capacitor is maximum 8 V. The voltage rating of the external capacitor must be higher than 8 V.

The external delay capacitor is calculated using the following formula:

$$C_{DLY} = \frac{\text{Delay time}}{R_{DLY}} = \frac{\text{Delay time}}{200 \text{ k}\Omega} \tag{1}$$

Example for setting a delay time of 10 ms:

$$C_{DLY} = \frac{10 \text{ ms}}{200 \text{ k}\Omega} = 50 \text{ nF} \approx 47 \text{ nF} \tag{2}$$

Figure 19. Start-Up Sequence With EN = High After UVLO Threshold

Figure 20. Start-Up Sequence With EN = High Before UVLO Threshold

TIMING DIAGRAM OF SCAN DRIVER

Figure 21 shows the typical timing diagram of the TPS65191.

Figure 21. Scan Driver Timing Diagram

SUPPLY VOLTAGE VON and VOFF

The TPS65191 drives the capacitive load. The high peak currents should be supplied from VON on the rising edges of the outputs and VOFF on the falling edges of the outputs, respectively. Bypass capacitors of 1 μF must be placed as close as possible on both the VON and VOFF supplies. Depending on the peak current that the TPS65191 must deliver, the bypass capacitor can be bigger than 1 μF.

VOFF DISCHARGE

DISH controls the VOFF discharging time during the system power off. Figure 22 shows a typical application for VOFF discharge. DISH is connected to the system logic voltage through a capacitor. During the power off, the system logic voltage falls, and the voltage on DISH falls below ground level. Internal switch turns on when DISH is below –0.6V and VOFF is connected to ground through 1kΩ, which helps VOFF discharge. A 1-μF DISH capacitor is good for most applications. Figure 23 shows the typical power-off sequence of VOFF discharging. VOFF discharge can be disabled by connecting DISH to GND directly.

Product Folder Link(s): *TPS65191*

Figure 22. Typical Application for VOFF Discharge

Figure 23. Power-Off Sequence of VOFF Discharge

TYPICAL APPLICATION

S0420-02

Figure 24. Typical Application With VOFF Discharge Enabled

S0421-02

Figure 25. Typical Application With VOFF Discharge Disabled

REVISION HISTORY

Changes from Revision Original (July 2009) to Revision A   **Page**

![Texas Instruments logo]

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65191RHBR	NRND	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65191	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RHB (S−PVQFN−N32)   PLASTIC QUAD FLATPACK NO−LEAD

Bottom View

4204326/D 06/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. QFN (Quad Flatpack No−Lead) Package configuration.
        D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
        E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
        F. Falls within JEDEC MO−220.

TEXAS INSTRUMENTS
www.ti.com

RHB (S−PVQFN−N32)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 INDICATOR
(OPTIONAL)

Exposed Thermal Pad

3,45±0,10

3,45±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206356−2/AC 05/15

NOTE: A. All linear dimensions are in millimeters

RHB (S−PVQFN−N32)   PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

Note C

0,5

3,45

3,45

4,1 5,8

0,25

4,1

5,8

Non Solder Mask Defined Pad

Example Solder Mask Opening
(Note E)

0,08

R0,14

0,85

0,28

0,07
All Around

Pad Geometry

Example Stencil Design
0.125 Thick Stencil
(Note D)

0,23

0,8

0,5

R0,115

0,3

0,3

1,45

1,45

4,15 5,75

0,25

4,15

5,75

(71% Printed Solder Coverage by Area)

Example Via Layout Design
may vary depending on constraints
(Note C, E)

9x∅0,2

1,0

1,0

4207808−2/V 04/15

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat−Pack
             Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
             for specific thermal information, via requirements, and recommended board layout. These documents are available at
             www.ti.com <http://www.ti.com>.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting
             recommendations for any larger diameter vias placed in the thermal pad.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE