


# **MYZR-1.MX8Mmini hardware introduction**


来自明远智睿的wiki

**==Interface overview==**


**Front view**



**Back view**




**Dimensional drawing**



=Interface function=


WIFI/BT antenna

Silkscreen: ANT Pins and signals are defined as follows:




## TF card

Silkscreen: J10 Pins and signals are defined as follows:



# Debug serial port


Silkscreen: J12 Pins and signals are defined as follows:



Pin used	Function
UART4_TXD	MCU debug serial port data output
UART2_TXD	CPU debug serial port data output
UART4_RXD	MCU debug serial port data reception
UART2_RXD	CPU debug serial port data reception

# MIPI\_DSI interface

Silkscreen: J2 The pins and signals are defined as follows:




<b>Pin</b>	<b>signal</b>	<b>description</b>	<b>pin</b>	<b>signal</b>	<b>description</b>
J2-1	DCDC_5V	5V output	J2-16	DSI_DN0	DSI differential data 0
J2-2			J2-17	GND	Digital Ground
J2-3			J2-18	DSI_CKP	DSI differential clock
J2-4	VDD_3V3	3.3V output	J2-19	DSI_CKN	DSI differential clock
J2-5			J2-20	GND	Digital ground
J2-6	VDD_1V8	1.8V output	J2-21	DSI_DP1	DSI differential data 1
J2-7			J2-22	DSI_DN1	DSI differential data 1
J2-8	SDIO_WAKE	GPIO control	J2-23	GND	Digital ground
J2-9	DSI_EN	GPIO control	J2-24	DSI_DP3	DSI differential data 3
J2-10	DSI_BL_PWM	GPIO control	J2-25	DSI_DN3	DSI differential data 3
J2-11	GND	Digital Ground	J2-26	GND	Digital Ground
J2-12	DSI_DP2	DSI differential data 2	J2-27	I2C3_SCL	Touch I2C signal
J2-13	DSI_DN2	DSI differential data 2	J2-28	I2C3_SDA	Touch I2C signal
J2-14	GND	Digital ground	J2-29	DSI_TS_nINT	GPIO control
J2-15	DSI_DP0	DSI differential data 0	J2-30	DSI_TS_nRST	GPIO control

## MIPI\_CSI interface



Silkscreen: J1 Pins and signals are defined as follows:



Pin	Signal	Description	Pin	Signal	Description
J3-1	DCDC_5V	5V input	J3-16	CSI_P1_DP3	CSI differential data 3
J3-2	---	---	J3-17	CSI_P1_DN3	CSI differential data 3
J3-3	VDD_1V8	1.8V input	J3-18	GND	Digital ground
J3-4	---	---	J3-19	CSI_P1_DP2	CSI differential data 2
J3-5	VDD_3V3	3.3V input	J3-20	CSI_P1_DN2	CSI differential data 2
J3-6	---	---	J3-21	GND	Digital Ground
J3-7	GND	Digital ground	J3-22	CSI_P1_DP1	CSI differential data 1
J3-8	GND	Digital ground	J3-23	CSI_P1_DN1	CSI differential data 1
J3-9	I2C1_SDA_1V8	I2C signal, 1.8V	J3-24	GND	Digital ground
J3-10	I2C1_SCL_1V8	I2C signal, 1.8V	J3-25	CSI_P1_CKP	CSI differential clock
J3-11	CSI_nRST	GPIO control	J3-26	CSI_P1_CKN	CSI differential clock
J3-12	CSI_P1_PWDN	GPIO control	J3-27	GND	Digital ground
J3-13	GND	Digital ground	J3-28	CSI_P1_DP0	CSI differential data 0
J3-14	CSI1_CLK	CSI clock	J3-29	CSI_P1_DN0	CSI differential data 0
J3-15	GND	Digital Ground	J3-30	GND	Digital Ground

Pins and signals are defined as follows:

## MINI\_PCIE/4G&SIM card

Name	Silkscreen	Interface attributes
mini-PCIE/4G	J6	miniPCIE standard interface, PCIe 2.0 standard, support 4G module
SIM card holder	CON1	4G SIM card holder




<b>Pin</b>	<b>signal</b>	<b>description</b>	<b>pin</b>	<b>signal</b>	<b>description</b>
J6-1	SD2_WP	GPIO control	J6-2	3.3V_1	3.3V power supply
J6-3	NC	---	J6-4	GND7	GND
J6-5	NC	---	J6-6	1.5V_1	1.5V power supply
J6-7	PCIE2_nCLKREQ	PCIE clock request	J6-8	PCIE_UIM_PWR	PCIE_UIM_PWR
J6-9	GND1	GND	J6-10	PCIE_UIM_DATA	PCIE_UIM_DATA
J6-11	PCIE2_REF_CLKN_CN	PCIE reference clock	J6-12	PCI3_UIM_CLK	PCI3_UIM_CLK
J6-13	PCIE2_REF_CLKP_CN	PCIE reference clock	J6-14	PCIE_UIM_RST	PCIE_UIM_RST
J6-15	GND2	GND	J6-16	PCIE_UIM_VPP	PCIE_UIM_VPP
J6-17	NC	---	J6-18	GND8	GND
J6-19	NC	---	J6-20	PCIE_nDIS	PCIE prohibition control
J6-21	GND3	GND	J6-22	PCIE_nRST	PCIE total
J6-23	PCIE_RXN	PCIE data receiving	J6-24	+3.3Vaux	3.3V power supply
J6-25	PCIE_RXP	PCIE data receiving	J6-26	GND9	GND
J6-27	GND4	GND	J6-28	1.5V_2	1.5V power supply
J6-29	GND5	GND	J6-30	I2C2_SCL_3V3	I2C signal
J6-31	PCIE_TXN	PCIE data output	J6-32	I2C2_SDA_3V3	I2C signal
J6-33	PCIE_TXP	PCIE data output	J6-34	GND10	GND
J6-35	GND6	GND	J6-36	4G_USBDM	USB differential signal
J6-37	Reserved3	connect to GND	J6-38	4G_USBDP	USB differential signal
J6-39	Reserved4	connect to 3.3V	J6-40	GND11	GND
J6-41	Reserved5	connect to 3.3V	J6-42	LED_WWAN_B	LED indicator
J6-43	Reserved6	connect to GND	J6-44	LED_WLAN_B	LED indicator
J6-45	Reserved7	NC	J6-46	LED_WPAN_B	LED indicator
J6-47	Reserved8	NC	J6-48	1.5V_3	1.5V power supply
J6-49	Reserved9	NC	J6-50	GND12	GND
J6-51	Reserved10	NC	J6-52	3.3V_2	3.3V power supply

# Audio interface

## Audio DAC

24-bit 192kHz Stereo DAC 2Vrms Line Out




Silkscreen: P4 Pins and signals are defined as follows:

Pin used	Function
SAI3_MCLK	Master clock
SAI3_TXC	Digital Audio Bit Clock
SAI3_TXFS	Digital audio left/right clock
SAI3_TXD	Digital audio data output
AUD_nMUTE	Mute enable

## BOOT MODE switch


Silkscreen: SW2 Pins and signals are defined as follows:



Mode control	1 bit	2 bit
Programming mode	0	1
Start mode	1	0


## Reset switch

Silkscreen: SW1 Function: Press to reset Pins and signals are defined as follows:



## Extended IO interface

# EXP CN



Silkscreen: J7 Pins and signals are defined as follows:




<b>Pin</b>	<b>Signal</b>	<b>Pin</b>	<b>Signal</b>
<b>J7-1</b>	<b>VSYS</b>	<b>J7-2</b>	<b>UART3_RXD</b>
<b>J7-3</b>		<b>J7-4</b>	<b>UART3_TXD</b>
<b>J7-5</b>	<b>WL_REG_ON</b>	<b>J7-6</b>	<b>UART1_RXD</b>
<b>J7-7</b>	<b>SD1_STROBE</b>	<b>J7-8</b>	<b>UART1_TXD</b>
<b>J7-9</b>	<b>SD1_DATA2</b>	<b>J7-10</b>	<b>I2C4_SDA</b>
<b>J7-11</b>	<b>SD1_DATA3</b>	<b>J7-12</b>	<b>ECSPI2_MOSI</b>
<b>J7-13</b>	<b>BT_REG_ON</b>	<b>J7-14</b>	<b>ECSPI2_MISO</b>
<b>J7-15</b>	<b>GPIO1_IO08</b>	<b>J7-16</b>	<b>ECSPI2_SS0</b>
<b>J7-17</b>	<b>SD1_CMD</b>	<b>J7-18</b>	<b>ECSPI2_SCLK</b>
<b>J7-19</b>	<b>SD1_CLK</b>	<b>J7-20</b>	<b>3.3V</b>
<b>J7-21</b>	<b>BT_WAKE_HOST</b>	<b>J7-22</b>	
<b>J7-23</b>	<b>WL_WAKE_HOST</b>	<b>J7-24</b>	<b>JTAG_nTRST</b>
<b>J7-25</b>	<b>SD1_DATA0</b>	<b>J7-26</b>	<b>JTAG_TDO</b>
<b>J7-27</b>	<b>SD1_DATA1</b>	<b>J7-28</b>	<b>JTAG_TDI</b>
<b>J7-29</b>	<b>QSPIA_DATA2</b>	<b>J7-30</b>	<b>JTAG_TCK</b>
<b>J7-31</b>	<b>QSPIA_DATA1</b>	<b>J7-32</b>	<b>JTAG_TMS</b>
<b>J7-33</b>	<b>QSPIA_nSS0</b>	<b>J7-34</b>	<b>5V</b>
<b>J7-35</b>	<b>QSPIA_DATA3</b>	<b>J7-36</b>	
<b>J7-37</b>	<b>GND</b>	<b>J7-38</b>	
<b>J7-39</b>	<b>QSPIA_SCLK</b>	<b>J7-40</b>	
<b>J7-41</b>	<b>GND</b>	<b>J7-42</b>	<b>EXP_IO8</b>
<b>J7-43</b>	<b>QSPIA_DATA0</b>	<b>J7-44</b>	<b>EXP_IO9</b>
<b>J7-45</b>	<b>I2C1_SCL</b>	<b>J7-46</b>	<b>EXP_IO10</b>
<b>J7-47</b>	<b>I2C1_SDA</b>	<b>J7-48</b>	<b>EXP_IO11</b>
<b>J7-49</b>	<b>GND</b>	<b>J7-50</b>	<b>EXP_IO12</b>
<b>J7-51</b>	<b>GND</b>	<b>J7-52</b>	<b>EXP_IO13</b>
<b>J7-53</b>	<b>NC</b>	<b>J7-54</b>	<b>EXP_IO14</b>

<b>J7-55</b>	<b>NC</b>	<b>J12-56</b>	<b>GND</b>
<b>J7-57</b>	<b>PGOOD</b>	<b>J12-58</b>	
<b>J7-59</b>	<b>PWM2</b>	<b>J12-60</b>	
<b>J7-61</b>	<b>PWM4</b>	<b>J12-62</b>	
<b>J7-63</b>	<b>GND</b>	<b>J12-64</b>	
<b>J7-65</b>	<b>WDOG_B</b>	<b>J12-66</b>	
<b>J7-67</b>	<b>REF_CLK_32K</b>	<b>J12-68</b>	
<b>J7-69</b>	<b>GND</b>	<b>J12-70</b>	
<b>J7-71</b>	<b>GND</b>	<b>J12-72</b>	
<b>J7-73</b>	<b>SAI5_RXC</b>	<b>J12-74</b>	
<b>J7-75</b>	<b>SAI5_RXD0</b>	<b>J12-76</b>	
<b>J7-77</b>	<b>SAI5_RXD1</b>	<b>J12-78</b>	
<b>J7-79</b>	<b>SAI5_RXD2</b>	<b>J12-80</b>	

## **Main power switch**

Silkscreen: SW3 Pins and signals are defined as follows:






Pin used	Function
USB1_VBUS	VBUS detection
USB1_DN	USB differential data
USB1_DP	USB differential data
USB1_ID	NC

## USB extended serial port RS-485&RS-232

Silkscreen: J4 Pins and signals are defined as follows:




Pin	Signal	Pin	Signal
RS232_TX1	RS-232 signal output	RS232_RX1	RS-232 signal receiving
RS232_TX2	RS-232 signal output	RS232_RX2	RS-233 signal receiving
RS482_A1	RS-485 differential signal +	RS482_B1	RS-485 differential signal-
RS482_A2	RS-485 differential signal +	RS482_B2	RS-485 differential signal-

## USB extension USB HOST

Silkscreen: J5 Interface attributes: USB2 extended USB2.0 Pins and signals are defined as follows:

## Host



## Ethernet interface

Silkscreen: J9 Interface attributes: RGMII, support 10/100/1000M 引脚及信号定义如下:

