

USB to Serial Port Chip CH9101


Datasheet

Version: 1D

<http://wch.cn>

1. Overview

CH9101 is a USB bus converter chip which converts USB to asynchronous serial port. CH9101 provides standard MODEM signals, used to extend serial ports for computers, or upgrade directly from normal serial device to USB bus.




2. Features

- Full-speed USB device interface, USB 2.0 compatible.
- Built-in firmware, emulate standard UART interface, used to upgrade the original serial peripheral or expand additional serial port via USB.
- Original UART applications are totally compatible without any modification in Windows operating systems.
- Supports free installation OS which built-in CDC driver or multi-functional high-speed VCP vendor driver.
- Hardware full duplex UART interface, integrated independent transmit-receive buffer, supports communication baud rate varies from 50bps to 3Mbps.
- Supports 5, 6, 7, 8 data bits, supports odd, even, space, mark and no parity.
- Supports common MODEM signals RTS, DTR, DCD, RI, DSR and CTS.
- Supports CTS and RTS hardware automatic flow control.
- Supports half-duplex, provides sending status TNOW which supports RS485 switching.
- Supports RS232 interface, through external voltage conversion chip.
- USB side supports 5V and 3.3V power supply voltages.
- Serial port I/O powered independently, supports 5V, 3.3V, 2.5V and 1.8V power supply voltages.
- Built-in power-on reset, built-in clock, no external crystal required.
- CH9101U/H/Y/R integrates EEPROM, parameters such as chip VID, PID, maximum current value, vendor and product information can be configured.
- Built-in Unique ID (USB Serial Number).

- RoHS compliant SSOP28, QFN32, QFN16, QSOP16 and SOP8 lead-free package.

3. Package



Package	Body size		Lead pitch		Description	Part No.
SSOP28	5.3mm	209mil	0.65mm	25mil	Ultra-small 28-pin patch	CH9101U
QFN32_5X5	5*5mm		0.5mm	19.7mil	Square leadless 32-pin patch	CH9101H
QFN16_4X4	4*4mm		0.65mm	25mil	Square leadless 16-pin patch	CH9101Y

QSOP16	3.9mm	150mil	0.635mm	25mil	1/4 size 16-pin patch	CH9101R
SOP8	3.9mm	150mil	1.27mm	50mil	Standard 8-pin patch	CH9101N

Note:

The EPAD of CH9101H/CH9101Y is 0# pin GND, optional but recommended to connect; other GNDs must be connected.

USB transceiver of CH9101 is designed in accordance with the USB2.0 full built-in design, UD+ and UD- pins cannot connect with resistor in series, otherwise, it will affect the signal quality.

CH9101N has no built-in EEPROM.

4. Pin definitions


Pin No.					Pin Name	Pin Type	Pin Description
SSOP28	QFN32	QFN16	QSOP16	SOP8			
20	19	10	12	7	VDD5	POWER	Power regulator positive power input, requires an external decoupling capacitor
4	1	1	3	3	VIO	POWER	I/O power supply voltage input, requires an external decoupling capacitor
7, 18, 21, 25	0, 4, 17, 20, 24	0, 3, 13	5, 13	1	GND	POWER	Ground, connected to ground of USB bus directly
17	16	8	10	8	V3	POWER	Internal power regulator output, core and USB power input, When VDD5 voltage is less than 3.6V, connected to VDD5 to input the external power supply, an external power decoupling capacitor is required to be connected when the VDD5 voltage is greater than 3.6V
19	18	9	11	/	RESET#	IN	Input of external reset, active low, built-in pull-up resistor
15	14	6	8	5	UD+	USB signal	Connect to USB D+ signal directly, do not connect resistor in series
16	15	7	9	6	UD-	USB signal	Connect to USB D- signal directly, do not connect resistor in series
1	30	15	1	2	TXD	OUT	Transmit asynchronous data

							output, high when idle
5	2	2	4	4	RXD	IN	Receive asynchronous data input, built-in pull-up resistor
11	8	4	6	/	CTS	IN	MODEM input signal, clear to send, active low
9	6	5	7	/	DSR	IN	MODEM input signal, data set ready, active low; CH9101R/Y: the default function of this pin is the TXS function, which can be switched to the DSR function by configuring the parameters of the EEPROM
6	3	11	14	/	RI	IN	MODEM input signal, ring indicator, active low; CH9101R/Y: the default function of this pin is the RXS function, which can be switched to the RI function by configuring the parameters of the EEPROM
10	7	12	15	/	DCD	IN	MODEM input signal, data carrier detect, active low; CH9101R/Y: the default function of this pin is the TNOW function, which can be switched to the DCD function by configuring the parameters of the EEPROM
2	31	14	16	/	DTR	OUT	MODEM output signal, data terminal ready, active low; CH9101R/Y: the default function of this pin is the SUSPEND function, which can be switched to the DTR function by configuring the parameters of the EEPROM
3	32	16	2	/	RTS	OUT	MODEM output signal, request to send, active low If RTS detects an external pull-down resistor is connected during power-on, disable the configuration parameters in the internal EEPROM, enable chip default parameter
23	22	/	/	/	TXS/	OUT/	TXD pin transmit status output;

					GPIO0	(IN / OUT)	General GPIO0, input or output controlled by driver software
22	21	/	/	/	RXS/ GPIO1	OUT/ (IN/ OUT)	RXD pin receive status output; General GPIO1, input or output controlled by driver software
13	10	/	/	/	TNOW/ GPIO2	OUT/ (IN/ OUT)	Ongoing data transmission status indicator, active high General GPIO2, input or output controlled by driver software
14	11	/	/	/	ACT# GPIO3	OUT/ (IN/ OUT)	USB configuration completed state output, active low, invalid when suspended; General GPIO3, input or output controlled by driver software
12	9	/	/	/	SUSPEND/ GPIO4	OUT/ (IN/ OUT)	USB suspend state output, active low, output high level in normal working state, output low level when suspended; General GPIO4, input or output controlled by driver software
24	23	/	/	/	GPIO6	IN/ OUT	General GPIO6, input or output controlled by driver software
8, 26,27,28	5,12,13 , 25,26,27 ,28,29	/	/	/	NC	/	No connection, must be suspended

5. Functional description

5.1. Internal structure



5.2. Power and power consumption

CH9101 has 3 power supplies and a built-in power regulator which generates 3.3V voltage. VDD5 is the input of the power regulator, V3 is the output of the power regulator, USB transceiver and core power supply input. VIO is the I/O pin power supply.

CH9101 supports 5V or 3.3V supply voltage, the V3 pin should be externally connected to an external power decoupling capacitor of about 0.1uF. When using 5V power supply (greater than 3.8V), VDD5 pin inputs external 5V power supply (for example, the USB bus power supply), the internal power regulator generates 3.3V on V3 pin which used for USB transceiver. When using 3.3V or lower operating voltage (less than 3.6V), V3 pin should be connected to VDD5, and input external 3.3V power supply simultaneously. V3 still need to connect with an external power decoupling capacitor.

The VIO pin of CH9101 provides I/O power for serial port I/O and RESET pin, it supports 1.8V~5V power supply. VIO, MCU and other peripheral devices should use the same power supply. UD+ and UD- pins use V3 power supply, not VIO power supply.

CH9101 supports automatically USB device suspend to save power consumption. In the USB suspend state, if there is no external load on the I/O output pins, and the I/O input pins are suspended (internal pull-up) or high level state, then VIO power supply will not consume current. In addition, when V3 and VDD5 lose power supply and are at 0V voltage, the current consumption of VIO is the same as above, and VIO will not backflow current to VDD5 or V3.

Several power supply connection schemes for reference here:

Power supply scheme	UART signals voltage	VDD5	V3	VIO	MCU or peripheral power supply
	MCU operating voltage	Not less than V3 voltage	Rated around 3.3V	Both use the same power supply, 1.8V~5V	
All USB power supply	5V	USB powered 5V	Connect to capacitor only	USB powered 5V	
	3.3V	USB powered 5V	Connect to capacitor	V3 powered 3.3V, up to 10mA	
	3.3V	USB powered 5V stepped down to 3.3V via external LDO power regulator, V3 connects to external capacitor			
	1.8V~4V	USB powered 5V	Connect to capacitor only	USB powered, step-down via external LDO regulator	
USB+ self-powered Dual power supply	1.8V~5V	USB powered 5V	Connect to capacitor only	Self-powered 1.8V~5V (1.8V, 2.5V, 3.3V, 5V)	
All self-powered	4V~5V	Self-powered 4V~5V	Connect to capacitor	Self-powered 4V~5V	

			only	
	1.8V~5V	Self-powered, rated 3.3V, connect to external capacitor		Self-powered 1.8V~5V

Recommended dual-power supply scheme, only VIO and MCU use the same power supply, low-current consumption. VIO current is only 2uA when USB suspend or sleep.

5.3. UART

In UART mode, the pins of CH9101 chip include: data transfer pins, MODEM contact signals pins and auxiliary pins.

Data transfer pins include: TXD and RXD. RXD is high when UART input is idle. TXD is high when UART output is idle.

MODEM interface signals include: CTS, DSR, RI, DCD, DTR and RTS. All these MODEM contact signals are controlled and function defined by computer applications

Auxiliary pins include: TNOW, SUSPEND, RXS, TXS, ACT#, etc.

TNOW is the UART ongoing data transmission status indicator, which can be used to control the RS485 transceiver switching. When TNOW outputs low or high level, both transmit and receive of the UART can be performed simultaneously.

SUSPEND is the output pin of chip suspended state. When the chip is in normal operating state, SUSPEND pin outputs high level; when the chip is in suspended state, SUSPEND pin outputs low level.

RXS is the output pin of UART receiving data state, TXS is the output pin of UART transmit data state.

ACT# is output pin of the USB device configuration completed state, which can be used to notify the MCU, or as a driver LED connected to VIO in series with a current limiting resistor.

The UART of CH9101 supports CTS and RTS hardware automatic flow control, which can be enabled by software. If enabled, UART will continue to send the next data only when CTS input is valid (active low), otherwise the UART transmission is paused; when the receive buffer is empty, UART will automatically set RTS to be valid (active low), it will automatically invalidate RTS pin until the data in the receive buffer is nearly full, and RTS will be valid again when the buffer is empty. While using hardware automatic flow control, CTS pin of CH9101 should connect to RTS of the counterpart, and RTS of CH9101 should connect to CTS of the counterpart.

CH9101 has integrated separate transmit-receive buffer and supports simplex, half-duplex and full duplex asynchronous serial communication. Serial data contains one low-level start bit, and 5, 6, 7 or 8 data bits and 1 or 2 high-level stop bits, supports odd/even/mark/space/no parity. CH9101 supports common communication baud rate: 50, 75, 100, 110, 134.5, 150, 300, 600, 900, 1200, 1800, 2400, 3600, 4800, 9600, 14400, 19200, 28800, 33600, 38400, 56000, 57600, 76800, 115200, 128000, 153600, 230400, 256000, 307200, 460800, 921600, 1M, 1.5M, 2M, 3M etc.

In applications with high communication baud rate, it is recommended to enable hardware automatic flow control. Full-speed USB is only 12Mbps, considering the protocol overhead and other factors, in practical applications, the UART should be avoided in a continuous or full-duplex of 3Mbps and above high-speed communication state at the same time.

The allowable baud rate error of the CH9101 UART receive signal is not more than 2%, and the baud rate error of UART transmit signal is less than 1.5%.

In the Windows OS, CH9101 supports the CDC class drivers that come with the system, and can also install high speed VCP vendor drivers, it can also emulate standard serial ports, so most serial port applications are fully compatible and usually do not require any modification.

CH9101 can be used to upgrade the original UART peripheral devices, or expand extra UART for computers via USB bus. Further interfaces such as RS232, RS485, RS422 can be provided through the addition of level conversion devices.

5.4. Clock, reset and others

CH9101 has a built-in USB pull-up resistor, and the UD+ and UD- pins should be directly connected to the USB bus.

CH9101 has built-in power-on reset circuit.

CH9101 has a built-in low-voltage reset circuit, and monitors the voltage of the V3 pin and VIO pin at the same time. When the voltage of V3 is lower than VRV3 or the voltage of VIO is lower than VRVIO, the chip will be automatically hardware reset.

CH9101 has built-in clock generator, without external crystal and oscillation capacitor.

5.5. Parameter configuration

In larger batch applications, the CH9101's vendor identification code (VID), product identification code (PID) and product information can be customized.

In less batch applications, after installs VCP vendor driver, through configuration tool CH34xSerCfg.exe provided by chip manufacturer, users can be flexibly configure the vendor identification code (VID), product identification code (PID), maximum current value, BCD version number, vendor information and product information string and other descriptor, etc. CH9101N does not support user configuration.

6. Parameters

6.1. Absolute maximum ratings

Critical state or exceeding maximum value may cause the chip to work abnormally or even be damaged.

Name	Parameter Description	Min	Max	Unit
TA	Operating ambient temperature	-40	85	°C
TS	Storage ambient temperature	-55	125	°C
VDD5	USB power supply voltage (VDD5 connects to power, GND connects to ground)	-0.5	6.0	V
VIO	Serial port I/O power supply voltage (VIO connects to power, GND to ground)	-0.5	6.0	V
VUSB	USB signal voltage	-0.5	V3+0.5	V
VUART	Voltage of UART and other pins	-0.5	VIO+0.5	V

6.2. Electrical characteristics

Test conditions: TA=25°C, VDD=5V OR VDD5=V3=3.3V, VIO=1.8~5V, exclude USB pin

Name	Parameter Description		Min	Typ	Max.	Unit
VDD5	USB power supply voltage	V3 not connect to VDD5, V3 connects to capacitor	4.0	5	5.3	V
		V3 connects to VDD5, VDD5=V3	3.0	3.3	3.6	
VIO	Supply voltage of the serial port and other I/O		1.7	5	5.5	V
IVDD	Operating supply current of VDD5 or V3		/	3	15	mA
IVIO	VIO operating supply current(depends on I/O load)		/	0	(10)	mA
ISLP	Operating supply current(USB suspend)	VDD5 power supply =5V	/	0.09	0.16	mA
		VDD5=V3 power supply =3.3V	/	0.085	0.15	mA
		VIO power supply, no I/O load/pull up	/	0.002	0.05	mA
ILDO	External load capacity of internal power regulator		/	/	10	mA
VIL	Low level input voltage	VIO=5V	0	/	1.5	V
		VIO=3.3V	0	/	0.9	V
		VIO=1.8V	0	/	0.5	V
VIH	High level input voltage	VIO=5V	2.5	/	VIO	V
		VIO=3.3V	1.9	/	VIO	V
		VIO=1.8V	1.3	/	VIO	V
VOL	Low level output voltage	VIO=5V, 15mA sunk current	/	0.4	0.5	V
		VIO=3.3V, 8mA sunk current	/	0.3	0.4	V
		VIO=1.8V, 3mA sunk current	/	0.3	0.4	V
VOH	High level output voltage Non-reset status	VIO=5V, 10mA output current	VIO-0.5	VIO-0.4	/	V
		VIO=3.3V, 5mA output current	VIO-0.4	VIO-0.3	/	V
		VIO=1.8V, 2mA output current	VIO-0.4	VIO-0.3	/	V
IPUP	Pull-up current of serial port and RESET pin(pull up to VIO voltage)	VIO=5V	35	150	220	uA
		VIO=3.3V	15	60	90	uA
		VIO=1.8V	3	14	21	uA
VRV3	Power-on reset / low voltage reset voltage threshold of V3 power		2.5	2.7	2.9	V
VRVIO	Low voltage reset voltage threshold of VIO power		0.8	1.0	1.15	V
VESD	HBM ESD withstand voltage of USB or I/O pins		5	6	/	KV

6.3. Timing parameters

Test conditions: TA=25°C, VDD5=5V or VDD5=V3=3.3V, VIO=1.8V~5V

Name	Parameter Description	Min	Typ	Max	Unit	
FD	Error of internal clock(Equiproportional impact on baud rate)	TA=-15°C~60°C	-1.0	± 0.5	+1.0	%
		TA=-40°C~85°C	-1.5	± 0.8	+1.5	%
TRSTD	Reset delay after power on or external reset input	9	15	25	mS	
TRI	Effective signal width of RESET external reset input	100	/	/	nS	
TSUSP	Detect USB auto suspend time	3	5	9	mS	
TWAKE	Wake-up completion time after chip sleep	1.2	1.5	5	uS	

7. Applications

7.1. USB to 9-line TTL UART

The figure below is the USB to TTL converter realized by CH9101U. The only signal lines in the diagram that need to be connected are RXD, TXD, and the common ground. Other signal lines are selected as needed and can be suspended when not needed.


P4 is USB port, the USB bus includes a pair of 5V power lines and a pair of data signal lines. Usually, the +5V power line is red, the ground line is black, the D+ signal line is green and the D- signal line is white. The USB bus can provide power supply current up to 500mA.

The capacitor C2 on V3 is 0.1uF which is used for CH9101 internal power node decoupling. C1 and C3 are used for external power decoupling.

In VIO=V3=VDD5 all self-powered 3.3V case, capacitor C1 can be omitted.


Three power supply schemes: One is all USB power supply, CH9101 and USB products directly use the 5V power supply provided by the USB bus, that is, VDD5=USB 5V power, VIO = VMCU = USB 5V or 1.8V~4V after step-down; The second is separate and independent power supply, the VIO of CH9101 and the MCU of the product use self-supplied standing power VDD, while CH9101 uses USB power, and its VDD5 is connected to the USB power, that is, VDD5=USB 5V power, VIO = VMCU = VDD = self-supply 1.8V~5V; The third is all self-powered, only detecting but not using USB power, USB products provide power VDD through self-powered mode, mainly VDD5 = VIO = VMCU = VDD = self-supplied 5V or VDD5 = V3 = VIO = VMCU = VDD = self-supplied 3.3 V two kinds.

When designing the PCB, pay attention to: the decoupling capacitors C1, C2 and C3 should be as close as possible to the connected pins of CH9101; The D+ and D- signal lines are placed close to the parallel wiring, and surrounding the relevant components with ground lines or copper cladding can reduce signal interference from outside.



7.2. USB to 9-line RS232 UART

CH9101 provides common UART signals and MODEM signals, the figure shows that the TTL UART is converted to RS232 UART by external level conversion circuit U2. Port P2 is DB9 connector, it has the same pins and functions as a normal 9-pin serial port of a computer, chip models similar to U2 include MAX213/ADM213/SP213/MAX211 etc. U2 in the image is uniformly powered by the USB bus through R4.



7.3. USB to RS485 UART

In the figure, TNOW is a switch pin to control the DE (active high transmit enable) and RE# (active low receive enable) pin of RS485 transceiver. The RS485 transceiver should use the same power supply as the VIO.

