

No R_{SENSE}™ Constant Frequency Current Mode Boost/Flyback/SEPIC DC/DC Controller

FEATURES

- V_{IN} and V_{OUT} Limited Only by External Components
- Internal or Programmable External Soft-Start
- Constant Frequency 200kHz Operation
- Adjustable Current Limit
- Current Sense Resistor Optional
- Maximum 60V on SW Node with R_{DS(ON)} Sensing
- ±1.5% Voltage Reference Accuracy
- Current Mode Operation for Excellent Line and Load Transient Response
- Low Quiescent Current: 300µA
- Low Profile (1mm) ThinSOT™ and (0.75mm) 2mm × 3mm DFN Package

APPLICATIONS

- Telecom Power Supplies
- 42V and 12V Automotive Power Supplies
- Portable Electronic Equipment

DESCRIPTION

The LTC3873 is a constant frequency current mode, boost, flyback or SEPIC DC/DC controller that drives an N-channel power MOSFET in high input and output voltage converter applications. Soft-start can be programmed using an external capacitor.

The LTC3873 provides ±1.5% output voltage accuracy and consumes only 300µA quiescent current during normal operation and only 55µA during micropower start-up. Using a 9.3V internal shunt regulator, the LTC3873 can be powered from a high input voltage through a resistor or it can be powered directly from a low impedance DC voltage of 9V or less.


The LTC3873 is available in 8-lead ThinSOT and 2mm × 3mm DFN packages.

| PARAMETER | LTC3873 | LTC3873-5 |
|---------------------------------|---------|-----------|
| V _{CC} UV ⁺ | 8.4V | 4.1V |
| V _{CC} UV ⁻ | 4V | 2.9V |


All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION

5V Output Nonisolated Telecom Power Supply



Efficiency and Power Loss vs Load Current




LTC3873

ABSOLUTE MAXIMUM RATINGS (Note 1)

| | | | |
|------------------------------------|------------------------------|--|----------------|
| V_{CC} to GND | | SW Voltage | -0.3V to 60V |
| Low Impedance Source | -0.3V to 9V | Operating Temperature Range (Note 2).... | -40°C to 85°C |
| Current Fed | 25mA Into V_{CC} | Junction Temperature (Note 3) | 125°C |
| RUN/SS..... | -0.3V to 9V | Storage Temperature Range..... | -65°C to 125°C |
| IPRG Voltage..... | -0.3V to ($V_{CC} + 0.3V$) | Lead Temperature (Soldering, 10 sec) | |
| V_{FB} , I_{TH} Voltages | -0.3V to 2.4V | TS8 Package | 300°C |

PIN CONFIGURATION



ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
|-------------------|-------------------|--------------|--------------------------------|-------------------|
| LTC3873ETS8#PBF | LTC3873ETS8#TRPBF | LTCSN | 8-Lead Plastic TSOT-23 | -40°C to 85°C |
| LTC3873EDDB#PBF | LTC3873EDDB#TRPBF | LCSK | 8-Lead (3mm × 2mm) Plastic DFN | -40°C to 85°C |
| LEAD BASED FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| LTC3873ETS8 | LTC3873ETS8#TR | LTCSN | 8-Lead Plastic TSOT-23 | -40°C to 85°C |
| LTC3873EDDB | LTC3873EDDB#TR | LCSK | 8-Lead (3mm × 2mm) Plastic DFN | -40°C to 85°C |

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
[Tape and reel specifications](#). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 9\text{V}$ unless otherwise noted. (Note 2)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|--|---------|-------|-------|---------------|
| Input DC Supply Current | Typicals | | | | |
| | Normal Operation | | 300 | 400 | μA |
| | Shutdown | | 55 | 100 | μA |
| UVLO | $V_{CC} = \text{UVLO Threshold} - 100\text{mV}$, $V_{\text{RUN/SS}} = V_{CC}$ | | 45 | 60 | μA |
| Undervoltage Lockout Threshold | V_{CC} Rising | ● 7.9 | 8.4 | 8.8 | V |
| | V_{CC} Falling | ● 3.5 | 4.0 | 4.4 | V |
| | V_{CC} Hysteresis | ● 4.0 | 4.4 | 4.8 | V |
| Shutdown Threshold (at RUN/SS) | $V_{\text{RUN/SS}}$ Falling | ● 0.5 | 0.7 | 0.9 | V |
| | $V_{\text{RUN/SS}}$ Rising | | 0.6 | 0.8 | 1.0 |
| Regulated Feedback Voltage | (Note 5) | ● 1.182 | 1.2 | 1.218 | V |
| Feedback Voltage Line Regulation | $5.6\text{V} < V_{CC} < 9\text{V}$ (Note 5) | | 0.12 | | mV/V |
| Feedback Voltage Load Regulation | $V_{\text{ITH}} = 1.6\text{V}$ (Note 5) | | 0.05 | | % |
| | $V_{\text{ITH}} = 1\text{V}$ (Note 5) | | -0.05 | | % |
| V_{FB} Input Current | (Note 5) | | 25 | 50 | nA |
| Maximum Duty Cycle | | 70 | 78 | 84 | % |
| RUN/SS Pull-Up Current | $V_{\text{RUN/SS}} = 0\text{V}$ | 1.5 | 3 | 4.5 | μA |
| | $V_{\text{RUN/SS}} = 1.3\text{V}$ | 5 | 15 | 25 | μA |
| I_{SLMAX} , Peak Slope Compensation Current | | | 20 | | μA |
| Oscillator Frequency | | 160 | 200 | 240 | kHz |
| Gate Drive Rise Time | $C_{\text{LOAD}} = 3000\text{pF}$ (Note 6) | | 40 | | ns |
| Gate Drive Fall Time | $C_{\text{LOAD}} = 3000\text{pF}$ (Note 6) | | 40 | | ns |
| Peak Current Sense Voltage | IPRG = GND | ● 95 | 110 | 125 | mV |
| | IPRG = Float | ● 165 | 185 | 210 | mV |
| | IPRG = V_{IN} | ● 265 | 295 | 325 | mV |
| V_{IN} Shunt Regulator Voltage | $I_{\text{IN}} = 1\text{mA}$, $I_{\text{IN}} = 25\text{mA}$, $V_{\text{RUN/SS}} = 0\text{V}$ | ● 9 | 9.3 | 9.6 | V |
| Default Internal Soft-Start | | | 3.3 | | ms |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3873E is guaranteed to meet performance specifications from 0°C to 85°C junction temperature. Specifications over the -40°C to 85°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula:

$$T_J = T_A + (P_D \cdot \theta_{JA})$$


Note 4: The dynamic input supply current is higher due to power MOSFET gate charging ($Q_G \cdot f_{\text{OSC}}$). See Applications Information.

Note 5: The LTC3873 is tested in a feedback loop which serves V_{FB} to the reference voltage with the I_{TH} pin forced to the midpoint of its voltage range ($0.7\text{V} \leq V_{\text{ITH}} \leq 1.9\text{V}$, midpoint = 1.3V).

Note 6: Rise and fall times are measured at 10% and 90% levels. $V_{CC} = 5.6\text{V}$.


TYPICAL PERFORMANCE CHARACTERISTICS

Feedback Voltage vs Temperature




3873 G01

Feedback Voltage Line Regulation




3873 G02

I_{TH} Voltage vs RUN/SS Voltage




3873 G03

Shutdown Mode I_Q vs V_{IN}




3873 G04

Shutdown I_Q vs Temperature




3873 G05

Gate Drive Rise and Fall Time vs C_{LOAD}




3873 G06

RUN Threshold vs Temperature




3873 G07

Shunt Regulation Voltage vs I_{SHUNT}




3873 G08

TYPICAL PERFORMANCE CHARACTERISTICS



3873 G09



3873 G10

PIN FUNCTIONS (TS8/DDB)

IPRG (Pin 1/Pin 4): Current Sense Limit Select Pin.

I_{TH} (Pin 2/Pin 3): This pin serves as the error amplifier compensation point. Nominal voltage range for this pin is 0.7V to 1.9V.

V_{FB} (Pin 3/Pin 2): This pin receives the feedback voltage from an external resistor divider across the output.

GND (Pin 4/Pin 1): Ground Pin.

NGATE (Pin 5/Pin 8): Gate Drive for the External N-Channel MOSFET. This pin swings from 0V to V_{IN}.


V_{CC} (Pin 6/Pin 7): Supply Pin. This pin must be closely decoupled to GND (Pin 4).

RUN/SS (Pin 7/Pin 6): Shutdown and External Soft-Start Pin. In shutdown, all functions are disabled and the NGATE pin is held low.

SW (Pin 8/Pin 5): Switch node connection to inductor and current sense input pin through external slope compensation resistor. Normally, the external N-channel MOSFET's drain is connected to this pin.

Exposed Pad (NA/Pin 9): Ground. Must be soldered to PCB for electrical contact and rated thermal performance.

FUNCTIONAL DIAGRAM



3873 FD

OPERATION

(nominally 8.4V) at least momentarily to enable LTC3873 operation. The V_{CC} voltage is then allowed to fall to $V_{TURNOFF}$ (nominally 4V) before undervoltage lockout disables the LTC3873. This wide UVLO hysteresis range supports the use of trickle charger on the flyback transformer to power the LTC3873—see the section, V_{CC} Bias Power. The RUN/SS pin can be driven below V_{SHDN} (nominally 0.7V) to force the LTC3873 into shutdn. When the chip is off, the input supply current is typically only 55 μ A.

Soft-Start


Leave the RUN/SS pin open to use the internal 3.3ms soft-start. During the internal soft-start, a voltage ramp limits the V_{ITH} . 3.3ms is required for I_{TH} to ramp from zero current level to full current level. The soft-start can be lengthened by placing an external capacitor from the RUN/SS pin to the GND. A 3 μ A current will charge the capacitor, pulling the RUN/SS pin above the shutdown threshold and a 15 μ A pull-up current will continue to ramp RUN/SS to limit V_{ITH} during the start-up. When RUN/SS is driven by an external logic, a minimum of 2.75V logic is recommended to allow the maximum I_{TH} range.

Light Load Operation

Under very light load current conditions, the I_{TH} pin voltage will be very close to the zero current level of 0.85V. As the load current decreases further, an internal offset at the current comparator input will assure that the current comparator remains tripped (even at zero load current) and the regulator will start to skip cycles in order to maintain regulation. This behavior allows the regulator to maintain constant frequency down to very light loads, resulting in low output ripple as well as low audible noise and reduced RF interference while providing high light load efficiency.

Current Sense

During the switch on-time, the control circuit limits the maximum voltage drop across the current sense component to about 295mV, 110mV and 185mV at low duty cycle with IPRG tied to V_{IN} , GND or left floating respectively. It is reduced with increasing duty cycle as shown in Figure 4.



3873 F04

Figure 4. Maximum SENSE Threshold Voltage vs Duty Cycle

APPLICATIONS INFORMATION

V_{CC} Bias Power

The V_{CC} pin must be bypassed to the GND pin with a minimum 10μF ceramic or tantalum capacitor located immediately adjacent to the two pins. Proper supply bypassing is necessary to supply the high transient currents required by the MOSFET gate driver.

For maximum flexibility, the LTC3873 is designed so that it can be operated from voltages well beyond the LTC3873's absolute maximum ratings. In the simplest case, the LTC3873 can be powered with a resistor connected between the input voltage and V_{CC}. The built-in shunt regulator limits the voltage on the V_{CC} pin to around 9.3V as long as the shunt regulator is not forced to sink more than 25mA. This powering scheme has the drawback that the power loss in the resistor reduces converter efficiency and the 25mA shunt regulator maximum may limit the maximum-minimum range of input voltage.

In some cases, the input or the output voltage is within the operational range of V_{CC} for the LTC3873. In this case, the LTC3873 is operated directly from either the input or output voltage. The typical application circuit on the first page of this data sheet shows a 5V output converter in which R_{START} and C_{VCC} form a start-up trickle charger while D1 powers V_{CC} from the output once the converter is in normal operation. Note that R_{START} need only supply the very small 55μA micropower start-up current while C_{VCC} is charged to V_{TURNON}. At this point, V_{RUN/SS} > V_{SHDN}, the converter begins switching the external MOSFET and ramps up the converter output voltage at a rate set by the capacitor C_{RUN/SS} on the RUN/SS pin. Since R_{START} cannot supply enough current to operate the external MOSFET, C_{VCC} begins discharging and V_{CC} drops. The soft-start must be fast enough so that the output voltage reaches its target value of 5V before V_{CC} drops to V_{TURNOFF} or the converter will fail to start. Otherwise more C_{VCC} capacitor is needed to hold the input voltage when soft-start is too long.

Figure 5 shows a different flyback converter bias power strategy for a case in which neither the input or the output is suitable for providing the bias power to the LTC3873. The trickle charger is identical to that described in the prior paragraph. However, the flyback transformer has an

additional bias winding to provide bias power. Note that this topology is very powerful because, by appropriate choice of the transformer turn ratio, the output voltage can be chosen without regard to the value of the input voltage or the V_{CC} bias power for the LTC3873. The number of the turns in the bias winding is chosen according to:

$$N_{BIAS} = N_{SEC} \frac{V_{CC} + V_{D2}}{V_{OUT} + V_{D1}}$$

where N_{BIAS} is the number of turns in the bias winding, N_{SEC} is the number of turns in the secondary winding, V_{CC} is the desired voltage to power the LTC3873, V_{OUT} is the converter output voltage, V_{D1} is the forward drop voltage of D1 and V_{D2} is the forward drop voltage of D2. Note that since V_{OUT} is regulated by the converter control loop, V_{CC} is also regulated although not precisely. The value of V_{CC} is often constrained since N_{BIAS} and N_{SEC} are often a limited range of small integer numbers. For proper operation, the value of V_{CC} must be between V_{TURNON} and V_{TURNOFF}. Since the ratio of V_{TURNON} to V_{TURNOFF} is over two to one, the requirement is relative easy to satisfy. Finally, as with all trickle charger start-up schemes, the soft-start must be fast enough so that the power supplied by the bias winding is available before the discharge of C_{VCC} down to V_{TURNOFF}.




Figure 5. Typical LTC3873 Application Circuit

APPLICATIONS INFORMATION

The circuit in Figure 6 shows a third way to power the LTC3873. An external series pre-regulator consisting of series pass transistor Q1, zener diode D1 and bias resistor R_B brings V_{CC} to at least 7.6V nominal, well above the maximum rated V_{CC} turn-off threshold of 4V. Resistor R_{START} momentarily charges the V_{CC} node up to the V_{CC} turn-on threshold, enabling the LTC3873.




Figure 6.

Slope Compensation

The LTC3873 has built-in internal slope compensation to stabilize the control loop against sub-harmonic oscillation. It also provides the ability to externally increase slope compensation by injecting a ramping current out of its SW pin into an external slope compensation resistor (R_{SL} in Figure 5). This current ramp starts at zero right after the NGATE pin has been set high. The current rises linearly towards a peak of 20µA at the maximum duty cycle of 80%, shutting off once the NGATE pin goes low. A series resistor (R_{SL}) connecting the SW pin to the current sense resistor (R_{SENSE}) thus develops a ramping voltage drop. From the perspective of the SW pin, this ramping voltage adds to the voltage across the sense resistor, effectively reducing the current comparator threshold in proportion to duty cycle. The amount of reduction in the current comparator threshold (ΔV_{SENSE}) can be calculated using the following equation:

$$\Delta V_{SENSE} = \frac{\text{Duty Cycle} - 6\%}{80\%} 20\mu\text{A} \cdot R_{SLOPE}$$

Note the external programmable slope compensation is only needed when the internal slope compensation is not sufficient. In most applications R_{SL} can be shorted. For the LTC3873, when the $R_{DS(ON)}$ sensing technique is used, the

ringing on the SW pin disrupts the tiny slope compensation current out of the pin. It is not recommended to add external slope compensation in this case.

Output Voltage Programming

The output voltage is set by a resistor divider according to the following formula:

$$V_O = 1.2V \cdot \left(1 + \frac{R_2}{R_1}\right)$$

The external resistor divider is connected to the output as shown in Figure 5, allowing remote voltage sensing. Choose resistance values for R_1 and R_2 to be as large as possible in order to minimize any efficiency loss due to the static current drawn from V_{OUT} , but just small enough so that when V_{OUT} is in regulation, the error caused by the nonzero input current to the V_{FB} pin is less than 1%. A good rule of thumb is to choose R_1 to be 24k or less.

Transformer Design Considerations

Transformer specification and design is perhaps the most critical part of applying the LTC3873 successfully. In addition to the usual list of caveats dealing with high frequency power transformer design, the following should prove useful.

Turns Ratios

Due to the use of the external feedback resistor divider ratio to set output voltage, the user has relative freedom in selecting a transformer turns ratio to suit a given application. Simple ratios of small integers, e.g., 1:1, 2:1, 3:2, etc. can be employed which yield more freedom in setting total turns and mutual inductance. Simple integer turns ratios also facilitate the use of “off-the-shelf” configurable transformers such as the Coiltronics VERSA-PAC series in applications with high input-to-output voltage ratios. For example, if a 6-winding VERSA-PAC is used with three windings in series on the primary and three windings in parallel on the secondary, a 3:1 turns ratio will be achieved. Turns ratio can be chosen on the basis of desired duty cycle. However, remember that the input supply voltage

APPLICATIONS INFORMATION

plus the secondary-to-primary referred voltage of the flyback pulse (including leakage spike) must not exceed the allowed external MOSFET breakdown rating.

Leakage Inductance

Transformer leakage inductance (on either the primary or secondary) causes a voltage spike to occur after the output switch (Q1) turn-off. This is increasingly prominent at higher load currents where more stored energy must be dissipated. In some cases a “snubber” circuit will be required to avoid overvoltage breakdown at the MOSFET’s drain node. Application Note 19 is a good reference on snubber design. A bifilar or similar winding technique is a good way to minimize troublesome leakage inductances. However, remember that this will limit the primary-to-secondary breakdown voltage, so bifilar winding is not always practical.

Power MOSFET Selection

The power MOSFET serves two purposes in the LTC3873: it represents the main switching element in the power path and its $R_{DS(ON)}$ represents the current sensing element for the control loop. Important parameters for the power MOSFET include the drain-to-source breakdown voltage (BV_{DSS}), the threshold voltage ($V_{GS(TH)}$), the on-resistance ($R_{DS(ON)}$) versus gate-to-source voltage, the gate-to-source and gate-to-drain charges (Q_{GS} and Q_{GD} , respectively), the maximum drain current ($I_{D(MAX)}$) and the MOSFET’s thermal resistances ($R_{TH(JC)}$ and $R_{TH(JA)}$).

For boost applications with $R_{DS(ON)}$ sensing, refer to the LTC3872 data sheet for the selection of MOSFET $R_{DS(ON)}$.

MOSFETs have conduction losses (I^2R) and switching losses. For $V_{DS} < 20V$, high current efficiency generally improves with large MOSFETs with low $R_{DS(ON)}$, while for $V_{DS} > 20V$ the transition losses rapidly increase to the point that the use of a higher $R_{DS(ON)}$ device with lower reverse transfer capacitance, C_{RSS} , actually provides higher efficiency.

Output Capacitors

The output capacitor is normally chosen by its effective series resistance (ESR), which determines output ripple voltage and affects efficiency. Low ESR ceramic capacitors are often used to minimize the output ripple. Boost regulators have large RMS ripple current in the output capacitor that must be rated to handle the current. The output ripple current (RMS) is:

$$I_{RMS(COUT)} \approx I_{OUT(MAX)} \cdot \sqrt{\frac{V_{OUT} - V_{IN(MIN)}}{V_{IN(MIN)}}}$$

Output ripple is then simply:

$$V_{OUT} = R_{ESR}(\Delta I_{L(RMS)})$$

The output capacitor for flyback converter should have a ripple current rating greater than:

$$I_{RMS} = I_{OUT} \cdot \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}}$$

Input Capacitors

The input capacitor of a boost converter is less critical due to the fact that the input current waveform is triangular, and does not contain large square wave currents as found in the output capacitor. The input voltage source impedance determines the size of the capacitor that is typically $10\mu F$ to $100\mu F$. A low ESR is recommended although not as critical as the output capacitor can be on the order of 0.3Ω .

The RMS input ripple current for a boost converter is:

$$I_{RMS(CIN)} = 0.3 \cdot \frac{V_{IN(MIN)}}{L \cdot f} \cdot D_{MAX}$$

Please note that the input capacitor can see a very high surge current when a battery is suddenly connected to the input of the converter and solid tantalum capacitors can fail catastrophically under these conditions.

APPLICATIONS INFORMATION

In a flyback converter, the input flows in pulses placing severe demands on the input capacitors. Select an input capacitor with a ripple current rating greater than:

$$I_{RMS} = \frac{P_{IN}}{V_{IN(MIN)}} \sqrt{\frac{1-D_{MAX}}{D_{MAX}}}$$

Duty Cycle Considerations

The LTC3873 imposes a maximum duty cycle limit of 80% typical. For a flyback converter, the maximum duty cycle prevents the transformer core from saturation. In a boost converter application, however, it sets a limit on the maximum step-up ratio or maximum output voltage with the given input voltage of:

$$V_{OUT(MAX)} = \frac{V_{IN(MIN)}}{1-0.8} - V_D$$

Current and voltage stress on the power switch and synchronous rectifiers, input and output capacitor RMS currents and transformer utilization (size vs power) are

impacted by duty factor. Unfortunately duty factor cannot be adjusted to simultaneously optimize all of these requirements. In general, avoid extreme duty factors since this severely impacts the current stress on most of the components. A reasonable target for duty factor is 50% at nominal input voltage. Using this rule of thumb, the ideal transformer turns ratio is:

$$N_{IDEAL} = \frac{V_{OUT}}{V_{IN}} \cdot \frac{1-D}{D} = \frac{V_{OUT}}{V_{IN}}$$

Output Diode Selection

To maximize efficiency, a fast switching diode with low forward drop and low reverse leakage is desired. The output diode in a boost converter conducts current during the switch off-time. The peak reverse voltage that the diode must withstand is equal to the regulator output voltage. The average forward current in normal operation is equal to the output current, and the peak current is equal to the peak inductor current.






Figure 7. 3.3V Output Nonisolated Telecom DC/DC Converter

TYPICAL APPLICATIONS

9V to 15V V_{IN} , 12V V_{OUT} SEPIC Converter


TYPICAL APPLICATIONS

10W Isolated Telecom Converter



PACKAGE DESCRIPTION


TS8 Package
8-Lead Plastic TSOT-23
 (Reference LTC DWG # 05-08-1637)




- NOTE:
1. DIMENSIONS ARE IN MILLIMETERS
 2. DRAWING NOT TO SCALE
 3. DIMENSIONS ARE INCLUSIVE OF PLATING
 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
 5. MOLD FLASH SHALL NOT EXCEED 0.254mm
 6. JEDEC PACKAGE REFERENCE IS MO-193

PACKAGE DESCRIPTION

DDB Package
8-Lead Plastic DFN (3mm × 2mm)
 (Reference LTC DWG # 05-08-1702 Rev B)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS




- NOTE:
1. DRAWING CONFORMS TO VERSION (WECD-1) IN JEDEC PACKAGE OUTLINE M0-229
 2. DRAWING NOT TO SCALE
 3. ALL DIMENSIONS ARE IN MILLIMETERS
 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
 5. EXPOSED PAD SHALL BE SOLDER PLATED
 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY (Revision history begins at Rev B)

| REV | DATE | DESCRIPTION | PAGE NUMBER |
|-----|-------|--|-------------|
| B | 03/16 | Changed LTC3873-5 V_{CC} UV ⁺ to 4.1V | 1 |
| C | 02/21 | Corrected Applications Schematic | 18 |

TYPICAL APPLICATION

Non-Insulated Boost Converter for Industrial Applications



RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
|---|---|---|
| LT3748 | 100V Isolated Flyback Controller | $5V \leq V_{IN} \leq 100V$, No-Opto Flyback, MSOP-16 with High Voltage Spacing |
| LT8309 | Secondary-Side Synchronous Rectifier Driver | Works with DCM, BCM and Critical Conduction Mode Flyback Topologies, Supports up to 150V MOSFETs, SOT-23 Package |
| LT3511/LT3512 | 100V Isolated Flyback Converters | Monolithic No-Opto Flybacks with Integrated 240mA/420mA Switch, MSOP-16(12) |
| LT8301/LT8302 | 42V _{IN} Micropower No-Opto Isolated Flyback Converters with 65V, 1.2A/3.6A Internal DMOS Power Switch | 2.7V to 42V Input Voltage Range, SOT-23 and S8 Packages |
| LTC7804 | 38V Low I _Q , 3MHz Multiphase Synchronous Boost Controller with PassThru™ | $4.5V \leq V_{IN} \leq 38V$, V _{OUT} up to 60V, 50kHz to 900kHz Fixed Operating Frequency, 4mm x 5mm QFN-28, SSOP-28 |
| LTC3769 | 60V Low I _Q Synchronous Boost Controller | $4.5V$ (Down to 2.3V after Start-up) $\leq V_{IN} \leq 60V$, V _{OUT} up to 60V, 50kHz to 900kHz Fixed Operating Frequency, 4mm x 4mm QFN-24, TSSOP-20 |
| LTC3803/LTC3803-3/LTC3803-5 | 200kHz/300kHz Flyback Controller | V _{IN} and V _{OUT} Limited by External Components, SOT-23 |
| LTC3805/LTC3805-5 | Adjustable Frequency Flyback Controller | V _{IN} and V _{OUT} Limited by External Components |
| LT3757A | Boost, Flyback, SEPIC and Inverting Controller | $2.9V \leq V_{IN} \leq 40V$, Current Mode Control, 100kHz to 1MHz Programmable Operation Frequency, 3mm x 3mm DFN-10 and MSOP-10E Packages |
| LT3798 | Off-Line Isolated No Opto-Coupler Flyback Controller with Active PFC | V _{IN} and V _{OUT} Limited Only by External Components |
| LT3825 | Isolated No-Opto Synchronous Flyback Controller | 25V to 75V Input Voltage Range, Up to 80W |
| LT3837 | Isolated No-Opto Synchronous Flyback Controller | 4.5V to 20V Input Voltage Range, Up to 60W |
| LTC3872/LTC3872-1 | No R _{SENSE} Current Mode Boost DC/DC Controller | $2.75V \leq V_{IN} \leq 9.8V$, V _{OUT} Up to 60V, 550kHz Operation Frequency, SOT-23 and 2mm x 3mm DFN Packages |