

### Product Overview

The NSi8100NC devices are low cost bidirectional isolators that are compatible with I<sup>2</sup>C interface. The NSi8100NC devices are safety certified by UL1577 support several insulation withstand voltages (3.75kV<sub>rms</sub>, 5kV<sub>rms</sub>), while providing high electromagnetic immunity and low emissions at low power consumption. The I<sup>2</sup>C clock of the NSi8100NC is up to 2MHz, and the common-mode transient immunity (CMTI) is up to 150kV/us. Wide supply voltage of the NSi8100NC device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

### Key Features

- Up to 5000V<sub>rms</sub> Insulation voltage
- I<sup>2</sup>C Clock rate: up to 2MHz
- Power supply voltage: 2.5V to 5.5V
- High CMTI: 150kV/us
- Chip level ESD: HBM: ±6kV
- High system level EMC performance:  
Enhanced system level ESD, EFT, Surge immunity
- Low power consumption: 1.5mA/ch (1 Mbps)
- Low propagation delay: <15ns
- Operation temperature: -40°C~125°C
- RoHS-compliant packages:  
SOP8

### Safety Regulatory Approvals

- UL recognition: up to 5000V<sub>rms</sub> for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

### Applications

- Power over ethernet
- Isolated I<sup>2</sup>C, SMBus, or PMBus interface
- I<sup>2</sup>C level shifting
- Battery Management

### Device Information

Part Number	Package	Body Size
NSi8100NC	SOP8	6.00mm × 5.00mm

### Functional Block Diagrams




Figure 1. NSi8100NC Block Diagram

**INDEX**

**1. PACKAGE INFORMATION .....3**

**2. ABSOLUTE MAXIMUM RATINGS .....4**

**3. RECOMMENDED OPERATING CONDITIONS .....4**

**4. THERMAL CHARACTERISTICS .....5**

**5. SPECIFICATIONS .....5**

    5.1. ELECTRICAL CHARACTERISTICS ..... 5

    5.2. TYPICAL PERFORMANCE CHARACTERISTICS ..... 8

    5.3. PARAMETER MEASUREMENT INFORMATION ..... 9

**6. HIGH VOLTAGE FEATURE DESCRIPTION .....10**

    6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS ..... 10

    6.2. SAFETY-LIMITING VALUES ..... 11

    6.3. REGULATORY INFORMATION ..... 12

**7. FUNCTION DESCRIPTION .....13**

**8. APPLICATION NOTE .....14**

    8.1. PCB LAYOUT ..... 14

**9. PACKAGE INFORMATION .....15**

**10. DOCUMENTATION SUPPORT .....15**

**11. ORDER INFORMATION .....15**

**12. TAPE AND REEL INFORMATION .....16**

**13. REVISION HISTORY .....18**

### 1. Package Information




Figure 1.1 NSi8100NC Package

Table1.1 NSi8100NC Pin Configuration and Description

<b>NSi8100NC PIN NO.</b>	<b>SYMBOL</b>	<b>FUNCTION</b>
1	VDD <sub>1</sub>	Power Supply for Isolator Side 1
2	SDA <sub>1</sub>	Serial data input /output, Side 1
3	SCL <sub>1</sub>	Serial clock input /output, Side 1
4	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
5	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
6	SCL <sub>2</sub>	Serial clock input /output, Side 2
7	SDA <sub>2</sub>	Serial data input /output, Side 2
8	VDD <sub>2</sub>	Power Supply for Isolator Side 2

## 2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD1, VDD2	-0.5		6.5	V	
Maximum Input Voltage	SDA <sub>1</sub> , SDA <sub>2</sub> , SCL <sub>1</sub> , SCL <sub>2</sub>	-0.4		VDD+0.4 <sup>1</sup>	V	
Maximum Input Pulse Voltage	SDA <sub>1</sub> , SDA <sub>2</sub> , SCL <sub>1</sub> , SCL <sub>2</sub>	-0.8		VDD+0.8	V	Pulse width should be less than 100ns, and the duty cycle should be less than 10%
Output current	I <sub>o</sub>	-15		15	mA	
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>			5.3	kV	
Operating Temperature	T <sub>opr</sub>	-40		125	°C	
Junction Temperature	T <sub>j</sub>			150	°C	
Storage Temperature	T <sub>stg</sub>	-65		150	°C	
Electrostatic discharge	HBM			±6000	V	
	CDM			±2000	V	

<sup>1</sup>The maximum voltage must not exceed 6.5V.

## 3. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD1, VDD2	2.5		5.5	V
Operating Temperature	T <sub>opr</sub>	-40		125	°C
Side1 High Level Input Voltage	VIH1	0.6			V
Side1 Low Level Input Voltage	VIL1			0.4	V
Side2 High Level Input Voltage	VIH2	V <sub>DD2</sub> *0.7			
Side2 Low Level Input Voltage	VIL2			V <sub>DD2</sub> *0.3	
Data rate	DR	0		2	Mbps

## 4. Thermal Characteristics

Parameters	Symbol	SOP8	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	137.7	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	54.9	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	71.7	°C/W

## 5. Specifications

### 5.1. Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power on Reset	VDD <sub>POR</sub>		2.2		V	POR threshold as during power-up
	VDD <sub>HYS</sub>		0.1		V	POR threshold Hysteresis
Start Up Time after POR	tr <sub>bs</sub>		40		usec	
Common Mode Transient Immunity	CMTI	±100	±150		kV/us	See figure 5.8
SDA, SCL logic low leakage	IIL			15	uA	
<b>Side 1 Logic Level</b>						
Input Threshold	V <sub>ILT1</sub>	400			mV	Input Threshold at falling edge
	V <sub>IHT1</sub>			600	mV	Input Threshold at rising edge
	V <sub>IT_HYS1</sub>		100		mV	Input Threshold Hysteresis
Low Level Output Voltage	V <sub>OL1</sub>	650		800	mV	I <sub>OL</sub> ≤ 4mA, R <sub>PULLUP</sub> =1K
Low-level output voltage to high-level input voltage threshold difference	ΔV <sub>OIT1</sub>	70			mV	
<b>Side 2 Logic Level</b>						
High Level Input Voltage	V <sub>IH2</sub>	V <sub>DD2</sub> *0.7			V	
Low Level Input Voltage	V <sub>IL2</sub>			V <sub>DD2</sub> *0.3	V	
Low Level Output Voltage	V <sub>OL</sub>			0.5	V	I <sub>OL</sub> ≤ 30mA

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40°C to 125°C . Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	<b>NSi8100C</b>					
	I <sub>DD1</sub> (Q0)		5.10	7.5	mA	All Input 0V
	I <sub>DD2</sub> (Q0)		3.96	5.7	mA	
	I <sub>DD1</sub> (Q1)		2.52	3.6	mA	All Input at supply
	I <sub>DD2</sub> (Q1)		1.78	2.5	mA	
	I <sub>DD1</sub> (2M)		3.83	5.7	mA	All Input with 2MHz, C <sub>L</sub> =15pF
I <sub>DD2</sub> (2M)		2.78	4.2	mA		
Clock rate	DR	0		2	MHz	
Propagation Delay	t <sub>PLH12</sub>		24.8	37.2	ns	See <a href="#">figure 5.7</a> , R1=1500Ω, R2=500Ω, NO LOAD
	t <sub>PHL12</sub>		32.8	49.2	ns	See <a href="#">figure 5.7</a> , R1=1500Ω, R2=500Ω, NO LOAD
	t <sub>PLH21</sub>		24	36	ns	See <a href="#">figure 5.7</a> , R1=1500Ω, R2=500Ω, NO LOAD
	t <sub>PHL21</sub>		38	57	ns	See <a href="#">figure 5.7</a> , R1=1500Ω, R2=500Ω, NO LOAD
Pulse Width Distortion	PWD <sub>12</sub>		8	12	ns	t <sub>PHL12</sub> - t <sub>PLH12</sub>
	PWD <sub>21</sub>		14	21	ns	t <sub>PHL21</sub> - t <sub>PLH21</sub>
Falling Time	t <sub>f1</sub>		10.6	15.9	ns	C <sub>L</sub> = 30pF
	t <sub>f2</sub>		22.8	34.2	ns	C <sub>L</sub> = 300pF

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40°C to 125°C . Unless otherwise noted, Typical values are at VDD1 = 3.3V, VDD2 = 3.3V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	<b>NSi8100C</b>					
	I <sub>DD1</sub> (Q0)		4.96	7.4	mA	All Input 0V
	I <sub>DD2</sub> (Q0)		3.85	5.6	mA	
	I <sub>DD1</sub> (Q1)		2.40	3.5	mA	All Input at supply
	I <sub>DD2</sub> (Q1)		1.68	2.4	mA	
I <sub>DD1</sub> (2M)		3.69	5.6	mA	All Input with 2MHz,	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	$I_{DD2}(2M)$		2.67	4.2	mA	$C_L=15pF$
Clock rate	DR	0		2	MHz	
Propagation Delay	$t_{PLH12}$		29	43.5	ns	See <a href="#">figure 5.7</a> , $R1=1500\Omega$ , $R2=500\Omega$ , NO LOAD
	$t_{PHL12}$		39.8	59.7	ns	See <a href="#">figure 5.7</a> , $R1=1500\Omega$ , $R2=500\Omega$ , NO LOAD
	$t_{PLH21}$		30	45	ns	See <a href="#">figure 5.7</a> , $R1=1500\Omega$ , $R2=500\Omega$ , NO LOAD
	$t_{PHL21}$		61	91.5	ns	See <a href="#">figure 5.7</a> , $R1=1500\Omega$ , $R2=500\Omega$ , NO LOAD
Pulse Width Distortion	$PWD_{12}$		10.8	16.2	ns	$ t_{PHL12} - t_{PLH12} $
	$PWD_{21}$		31	46.5	ns	$ t_{PHL21} - t_{PLH21} $
Falling Time	$t_{f1}$		15.6	23.4	ns	$C_L = 30pF$
	$t_{f2}$		32	48	ns	$C_L = 300pF$

( $V_{DD1}=2.5V\pm 10\%$ ,  $V_{DD2}=2.5V\pm 10\%$ ,  $T_a=-40^\circ C$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $V_{DD1} = 2.5V$ ,  $V_{DD2} = 2.5V$ ,  $T_a = 25^\circ C$ )

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	<b>NSi8100C</b>					
	$I_{DD1}(Q0)$		4.89	7.3	mA	All Input 0V
	$I_{DD2}(Q0)$		3.79	5.5	mA	
	$I_{DD1}(Q1)$		2.34	3.4	mA	All Input at supply
	$I_{DD2}(Q1)$		1.63	2.3	mA	
	$I_{DD1}(2M)$		3.61	5.4	mA	All Input with 2MHz, $C_L=15pF$
	$I_{DD2}(2M)$		2.59	4	mA	
Clock rate	DR	0		2	MHz	
Propagation Delay	$t_{PLH12}$		33	49.5	ns	See <a href="#">figure 5.7</a> , $R1=1500\Omega$ , $R2=500\Omega$ , NO LOAD
	$t_{PHL12}$		52	78	ns	See <a href="#">figure 5.7</a> , $R1=1500\Omega$ , $R2=500\Omega$ , NO LOAD
	$t_{PLH21}$		47	70.5	ns	See <a href="#">figure 5.7</a> , $R1=1500\Omega$ , $R2=500\Omega$ , NO LOAD
	$t_{PHL21}$		100	150	ns	See <a href="#">figure 5.7</a> , $R1=1500\Omega$ , $R2=500\Omega$ , NO LOAD

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Pulse Width Distortion	PWD <sub>12</sub>		19	28.5	ns	$ t_{PHL12} - t_{PLH12} $
	PWD <sub>21</sub>		53	79.5	ns	$ t_{PHL21} - t_{PLH21} $
Falling Time	t <sub>r1</sub>		22	33	ns	C <sub>L</sub> = 30pF
	t <sub>r2</sub>		36	54	ns	C <sub>L</sub> = 300pF

5.2. Typical Performance Characteristics




Figure 5.1 Side1 to Side2 Rising Edge Propagation Delay Vs Temp




Figure 5.2 Side1 to Side2 Falling Edge Propagation Delay Vs Temp




Figure 5.3 Side2 to Side1 Rising Edge Propagation Delay Vs Temp




Figure 5.4 Side2 to Side1 Falling Edge Propagation Delay Vs Temp




Figure 5.5 Falling time(@27pF) Vs Temp




Figure 5.6 Falling time(@300pF) Vs Temp



5.3. Parameter Measurement Information




Figure 5.7 Switching Characteristic Test Circuit and Voltage Waveforms




Figure 5.8 Common-Mode Transient Immunity Test Circuit

## 6. High Voltage Feature Description

### 6.1. Insulation and Safety Related Specifications

Description	Test Condition	Symbol	Value	Unit
			SOP8	
Min. External Air Gap (Clearance)		CLR	4.0	mm
Min. External Tracking (Creepage)		CPG	4.0	mm
Distance through the Insulation		DTI	20	um
Comparative Tracking Index	DIN EN 60112 (VDE 0303-11)	CTI	>400	V
Material Group	IEC 60112		II	
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage $\leq 150\text{Vrms}$			I to IV	
For Rated Mains Voltage $\leq 300\text{Vrms}$			I to III	
For Rated Mains Voltage $\leq 600\text{Vrms}$			I to II	
For Rated Mains Voltage $\leq 1000\text{Vrms}$			I	
Insulation Specification per DIN VDE V 0884-11:2017-01 <sup>1)</sup>				
Climatic Category			10/105/21	
Pollution Degree	per DIN VDE 0110, Table 1		2	
Maximum Working Isolation Voltage	AC voltage	$V_{IOWM}$	400	$V_{RMS}$
	DC voltage		565	$V_{DC}$
Maximum Repetitive Isolation Voltage		$V_{IORM}$	565	$V_{peak}$
Input to Output Test Voltage, Method B1	$V_{ini.b} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.5$ , $t_{ini} = t_m = 1 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$ , 100% production test	$V_{pd(m)}$	847	$V_{peak}$
Input to Output Test Voltage, Method A. After Environmental Tests Subgroup 1	$V_{ini.a} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.2$ , $t_{ini} = 60 \text{ sec}$ , $t_m = 10 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$	$V_{pd(m)}$	678	$V_{peak}$
Input to Output Test Voltage, Method A. After Input and Output Safety Test Subgroup 2 and Subgroup 3	$V_{ini.a} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.2$ , $t_{ini} = 60 \text{ sec}$ , $t_m = 10 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$	$V_{pd(m)}$	678	$V_{peak}$
Maximum Transient Isolation Voltage	$t = 60 \text{ sec}$	$V_{IOTM}$	5300	$V_{peak}$
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50us waveform, $V_{TEST} = 1.3 \times V_{IOSM}$	$V_{IOSM}$	5384	$V_{peak}$
Isolation Resistance	$V_{IO} = 500 \text{ V}$ , $T_{amb} = T_S$	$R_{IO}$	$>10^9$	$\Omega$

Description	Test Condition	Symbol	Value	Unit
	$V_{IO} = 500\text{ V}, 100\text{ °C} \leq T_{amb} \leq 125\text{ °C}$		$>10^{11}$	$\Omega$
Isolation Capacitance	$f = 1\text{ MHz}$	$C_{IO}$	1.2	pF
Insulation Specification per UL1577				
Withstand Isolation Voltage	$V_{TEST} = 1.2 \times V_{ISO}, t = 1\text{ sec},$ 100% production test	$V_{ISO}$	3750	$V_{rms}$

- 1) This coupler is suitable for “safe electrical insulation” only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

### 6.2. Safety-Limiting Values

Basic isolation safety-limiting values as outlined in VDE-0884-11 of NSi8100NC (SOP8)

Description	Test Condition	Value	Unit
Safety Supply Power	$R_{\theta JA} = 137.7\text{ °C/W}^{1)}, T_J = 150\text{ °C}, T_A = 25\text{ °C}$	907	mW
Safety Supply Current	$R_{\theta JA} = 137.7\text{ °C/W}^{1)}, V_I = 5\text{ V}, T_J = 150\text{ °C}, T_A = 25\text{ °C}$	181	mA
Safety Temperature <sup>2)</sup>		150	°C

- 1) Calculate with the junction-to-air thermal resistance,  $R_{\theta JA}$ , of SOP8 package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- 2) The maximum safety temperature has the same value as the maximum junction temperature ( $T_J$ ) specified for the device.




Figure 6.1 NSi8100NC Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

### 6.3. Regulatory Information

The NSi8100NC are approved by the organizations listed in table.

<i>CUL</i>	<i>VDE</i>	<i>CQC</i>	
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-11):2017-01	Certified by CQC11-471543-2012 GB4943.1-2011
Single Protection, 3750V <sub>rms</sub> Isolation voltage	Single Protection, 3750V <sub>rms</sub> Isolation voltage	Basic Insulation 565V <sub>peak</sub> , V <sub>IOSM</sub> =5384V <sub>peak</sub>	Basic insulation
File (E500602)	File (E500602)	File (5024579-4880-0001)	File (pending)

## 7. Function Description

The NSi8100NC is a bidirectional isolator based on a capacitive isolation barrier technique. The NSi8100NC devices are compatible with I<sup>2</sup>C interface. Internally, the I<sup>2</sup>C interface is split into two unidirectional channels communicating in opposing directions via a dedicate capacitive isolation channel for each. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSi8100C devices are high reliability dual-channel bidirectional isolators for clock and data lines. The NSi8100C is suitable for multi-master application.

The Side 2 logic levels of NSi8100NC are standard I<sup>2</sup>C value, and the maximum load for side 2 is  $\leq 400\text{pF}$ . So multiple NSi8100NC devices connected to a bus by their Side 2 pins can communicate with each other and with other I<sup>2</sup>C compatible devices.

The Side 1 logic levels of NSi8100NC are not standard value. The output low level of NSi810 x is 650mV, while low-level output voltage to high-level input voltage threshold is 50mV. This prevents an output logic low at Side 1 being transmitted back to Side 2 and pulling down the I<sup>2</sup>C bus.

The NSi8100NC device is safety certified by UL1577 support several insulation withstand voltages (3.75kV<sub>rms</sub>, 5kV<sub>rms</sub>), while providing high electromagnetic immunity and low emissions at low power consumption. The I<sup>2</sup>C clock of the NSi8100NC is up to 2MHz, and the common-mode transient immunity (CMTI) is up to 150kV/us. Wide supply voltage of the NSi8100NC device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.




Figure 7.1 Simplified Channel Diagram




Figure 7.2 OOK Based Modulation Scheme

The Table 7.1 shows the functional of NSi8100NC. The NSi8100NC is high impedance output when VDDIN is unready and VDDOUT is ready as shown in.

Table 7.1 Output status vs. power status

Input	VDD1 status	VDD2 status	Output	Comment
H	Ready	Ready	Z	Normal operation.
L	Ready	Ready	L	
X	Unready	Ready	Z	The output follows the same status with the input within 60us after input side VDD1 is powered on.
X	Ready	Unready	X	The output follows the same status with the input within 60us after output side VDD2 is powered on.

## 8. Application Note

### 8.1. PCB Layout

The NSi8100NC requires a 0.1 μF bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 8.1 to Figure 8.4 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. The pull-up resistors required for both Side 1 and Side 2 buses. And the value of the resistors depends on the number of I<sup>2</sup>C devices on the bus.




Figure8.1 Recommended PCB Layout — Top Layer



Figure8.2 Recommended PCB Layout — Bottom Layer




Figure8.3 Recommended PCB Layout — Top Layer




Figure8.4 Recommended PCB Layout — Bottom Layer

### 9. Package Information




Figure 9.1 SOP8 Package Shape and Dimension in millimeters

### 10. Documentation Support



Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSi8100NC	tbd	tbd	tbd	tbd

### 11. Order Information

Part No.	Isolation Rating(kV)	Number of side 1 inputs	Number of side 2 inputs	Max Clock Rate (MHz)	Temperature	MSL	Automotive	Package	SPQ
NSi8100NC	3.75	2	2	2	-40 to 125°C	3	NO	SOP8	2500

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

## 12. Tape and Reel Information



**ARBOR HOLE  
DETAIL A  
SCALE: 3:1**

PRODUCT SPECIFICATION						
TAPE WIDTH	$\phi A \pm 2.0$	$\phi N \pm 2.0$	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	$8.4^{+1.5}_{-0.0}$	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	$12.4^{+2.0}_{-0.0}$	18.4		5.5
16MM	330	178	$16.4^{+2.0}_{-0.0}$	22.4		5.5
24MM	330	178	$24.4^{+2.0}_{-0.0}$	30.4		5.5
32MM	330	178	$32.4^{+2.0}_{-0.0}$	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW $10^{12}$	ANTISTATIC	ALL TYPES
B	$10^6$ TO $10^{11}$	STATIC DISSIPATIVE	BLACK ONLY
C	$10^5$ & BELOW $10^5$	CONDUCTIVE(GENERIC)	BLACK ONLY
E	$10^9$ TO $10^{11}$	ANTISTATIC(COATED)	ALL TYPES






Figure 12.1 Tape and Reel Information of SOP8

### 13. Revision History

Revision	Description	Date
1.0	Original	2021/6/21
1.1	Change Storage Temperature, Device Information, VIH2/VIL2, V <sub>ILT</sub> comments, Part number. Delete NSi8101. Update Insulation and Safety Related Specifications, add Junction Temperature, update Insulation and Safety Related Specifications part, add Safety-Limiting Values part	2022/8/24

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense ([www.novosns.com](http://www.novosns.com)).

**Suzhou Novosense Microelectronics Co., Ltd**