

#### **Data Sheet**

#### FEATURES

High accuracy reference output voltage:  $1 V \pm 0.9\%$ Single-supply voltage operation: 2.3 V to 5.5 VRail-to-rail, common-mode input voltage range Low input offset voltage across V<sub>CMR</sub>: 1 mV typical Guarantees comparator output logic low from V<sub>cc</sub> = 0.9 V to undervoltage lockout (UVLO) Operating temperature range:  $-40^{\circ}$ C to  $+125^{\circ}$ C 16-lead standard small outline package (SOIC)

#### APPLICATIONS

Battery management/monitoring Power supply detection Window comparators Threshold detectors/discriminators Microprocessor systems

#### **GENERAL DESCRIPTION**

The ADCMP396 is a quad, rail-to-rail input, low power comparator ideal for use in general-purpose applications. The device operates from a supply voltage of 2.3 V to 5.5 V and draws a minimal amount of current. The quad ADCMP396 consumes only 41.61  $\mu$ A of supply current. The low voltage and low current operation of the ADCMP396 makes it ideal for battery-powered systems.

The ADCMP396 features a common-mode input voltage range of 200 mV beyond rails, an offset voltage of 1 mV typical across the full common-mode range, and a UVLO monitor. In addition, the design of the comparator allows a defined output state upon power-up. The comparator generates a logic low output while the supply voltage is less than the UVLO threshold.

# Quad Comparator with Accurate Reference Output

# ADCMP396

#### FUNCTIONAL BLOCK DIAGRAM



The ADCMP396 incorporates a 1 V  $\pm$  0.9% buffered reference voltage. The reference voltage output can directly connect to the comparator input to serve as the trip value for precise monitoring and detection of positive voltage. It can also act as an offset when monitoring the negative voltage.

The ADCMP396 is available in a 16-lead narrow-body SOIC package, and it is specified to operate over the  $-40^{\circ}$ C to  $+125^{\circ}$ C extended temperature range.

Rev. 0

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## TABLE OF CONTENT

Features1
Applications
Functional Block Diagram 1
General Description
Revision History
Specifications
Absolute Maximum Ratings 4
Thermal Resistance 4
ESD Caution
Pin Configuration and Function Descriptions5
Typical Performance Characteristics
Theory of Operation10
Basic Comparator10

#### **REVISION HISTORY**

4/14—Revision 0: Initial Version

Rail-to-Rail Input (RRI)10
Open-Drain Output 10
Power-Up Behavior10
Crossover Bias Point10
Comparator Hysteresis10
Typical Applications11
Adding Hysteresis11
Window Comparator for Positive Voltage Monitoring 11
Window Comparator for Negative Voltage Monitoring 12
Outline Dimensions
Ordering Guide

### **SPECIFICATIONS**

 $V_{CC} = 2.3 V$  to 5.5 V,  $T_A = -40^{\circ}$ C to  $+125^{\circ}$ C,  $V_{CMR} = -200 \text{ mV}$  to  $V_{CC} + 200 \text{ mV}$ , unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C.

Table 1. Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
POWER SUPPLY	Jynnoon	//////	iyp	Max	onic	Test Conditions/Comments
	N	2.3		5.5	v	
Supply Voltage	V <sub>cc</sub>					
N. Ouissent Comment		0.9	41 61		V	Guarantees comparator output low
V <sub>cc</sub> Quiescent Current	Icc		41.61	59.4	μA	All outputs in high-Z state, $V_{OD}^{1} = 0.1 V$
			41.32	56.45	μA	All outputs low, $V_{OD}^1 = 0.1 V$
UNDERVOLTAGE LOCKOUT						
V <sub>cc</sub> Rising	UVLORISE	2.062	2.162	2.262	V	
Hysteresis	UVLO <sub>HYS</sub>	5	25	50	mV	
REFERENCE OUTPUT						
Reference Output Voltage	VREF	0.991	1	1.008	V	$I_{REF} = \pm 1 \text{ mA}, T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C}$
		0.991	1	1.008	V	$I_{REF} = \pm 1 \text{ mA}$
COMPARATOR INPUT						
Common-Mode Input Range	VCMR	-200		Vcc + 200	mV	
Input Offset Voltage	Vos		0.5	2.5	mV	IN+=IN-=1 V
			0.5	2.5	mV	$IN+=IN-=1 V, T_A = -40^{\circ}C to +85^{\circ}C$
			1	5	mV	
			1	5	mV	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$
Input Offset Current	los			10	nA	$V_{CMR} = -50 \text{ mV}$ to $V_{CC} + 50 \text{ mV}$
Input Bias Current	I <sub>BIAS</sub>			±30	nA	IN+=IN-=1V
				±80	nA	$V_{CMR} = -50 \text{ mV}$ to $V_{CC} + 50 \text{ mV}$
				±10	nA	$V_{CMR} = -50 \text{ mV}$ to $V_{CC} + 50 \text{ mV}$ ,
						$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
Input Hysteresis	VHYST		3	4	mV	$V_{CM} = 1 V$
			6	8	mV	
COMPARATOR OUTPUT						
Output Low Voltage	Vol		0.1	0.3	V	$V_{CC} = 2.3 V$ , $I_{SINK} = 2.5 mA$
			0.01	0.15	V	$V_{CC} = 0.9 V$ , $I_{SINK} = 100 \mu A$
Output Leakage Current	ILEAK			150	nA	$V_{OUT} = 0 V \text{ to } 5.5 V$
COMPARATOR CHARACTERISTICS						
Power Supply Rejection Ratio	PSRR	60	80		dB	
Common-Mode Rejection Ratio	CMRR	50	74		dB	
Voltage Gain	Av		132		dB	
Rise Time <sup>2</sup>	t <sub>R</sub>		1.1		μs	$V_{OUT} = 10\%$ to 90% of $V_{CC}$
Fall Time <sup>2</sup>	t⊧		0.15		μs	$V_{OUT} = 90\%$ to 10% of V <sub>CC</sub>
Propagation Delay			-			
Input Rising <sup>2</sup>	tprop_r		4.72		μs	$V_{CM} = 1 V$ , $V_{CC} = 2.3 V$ , 10 mV overdrive
· · · · · · · · · · · · · · · · · · ·			4.94		μs	$V_{CM} = 1 V$ , $V_{CC} = 5 V$ , 10 mV overdrive
				2.78	μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, 100 \text{ mV}$ overdrive
				3.23	μs	$V_{CM} = 1 V, V_{CC} = 5 V, 100 mV$ overdrive
Input Falling <sup>2</sup>	t <sub>PROP F</sub>		4.46	5.25	μs	$V_{CM} = 1 V, V_{CC} = 3 V, 100 \text{ mV}$ overdrive
mparianng	CPKUP_F		4.40 9.5		μs μs	$V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, 10 \text{ mV}$ overdrive
			2.2	2	-	$V_{CM} = 1 V, V_{CC} = 3 V, 10 mV$ overdrive $V_{CM} = 1 V, V_{CC} = 2.3 V, 100 mV$ overdrive
					μs	
		1		4.21	μs	$V_{CM} = 1 V$ , $V_{CC} = 5 V$ , 100 mV overdrive

 $^1$  V\_{OD} = overdrive voltage.  $^2$  R\_{PULLUP} = 10 k\Omega, and C\_L = 50 pF.

#### **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Tuble II	
Parameter	Rating
VCC Pin	–0.3 V to +6 V
All INx+ and INx- Pins	–0.3 V to +6 V
All OUTx Pins	–0.3 V to +6 V
Reference Load Current, IREF	±1 mA
OUTx Pins Sink Current, Isink	10 mA
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	–40°C to +125°C
Lead Temperature (10 sec)	300°C
Junction Temperature	150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

#### Table 3. Thermal Resistance

Package Type	Αιθ	Unit
16-Lead Narrow-Body SOIC	80	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	OUTB	Comparator B Output, Open Drain.
2	OUTA	Comparator A Output, Open Drain.
3	VCC	Device Supply Input.
4	INA-	Comparator A Inverting Input.
5	INA+	Comparator A Noninverting Input.
6	INB-	Comparator B Inverting Input.
7	INB+	Comparator B Noninverting Input.
8	NC	No Connect. Do not connect to this pin.
9	REF	Reference Output. This pin can be used to set up the comparator threshold.
10	INC-	Comparator C Inverting Input.
11	INC+	Comparator C Noninverting Input.
12	IND-	Comparator D Inverting Input.
13	IND+	Comparator D Noninverting Input.
14	GND	Device Ground.
15	OUTD	Comparator D Output, Open Drain.
16	OUTC	Comparator C Output, Open Drain.

### **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 3. Input Offset Voltage (Vos) vs. Common-Mode Voltage (Vom),  $V_{CC} = 3.3 V$ 



Figure 5. Supply Current (Icc) vs. Supply Voltage (Vcc) at Output Low Voltage (Vol)



Figure 6. Input Offset Voltage ( $V_{OS}$ ) vs. Supply Voltage ( $V_{CC}$ ),  $V_{CM} = 1 V$ 







Figure 8. Supply Current (Icc) vs. Supply Voltage (Vcc) at Output High Voltage (V\_{OH})

### **Data Sheet**

## ADCMP396





Figure 15. Propagation Delay vs. Input Overdrive Voltage, Low to High



Figure 16. Output Voltage Rise Time (t<sub>R</sub>) vs. Pull-Up Resistance (R<sub>PULLUP</sub>)



Figure 17. Reference Voltage ( $V_{REF}$ ) vs. Sink Current ( $I_{SINK}$ ) REF Pin,  $V_{CC} = 3.3$  V



Figure 18. Propagation Delay vs. Input Overdrive Voltage, High to Low



Figure 19. Output Voltage Fall Time (t<sub>F</sub>) vs. Pull-Up Resistance (R<sub>PULLUP</sub>)



Figure 20. Reference Voltage (V\_{REF}) vs. Source Current (I\_{SOURCE}) REF Pin,  $V_{CC}$  = 3.3 V

### Data Sheet

## ADCMP396



# THEORY OF OPERATION

#### **BASIC COMPARATOR**

In its most basic configuration, a comparator can be used to convert an analog input signal to a digital output signal (see Figure 25). The analog signal on INx+ is compared to the voltage on INx-, and the voltage at OUTx is either high or low, depending on whether INx+ is at a higher or lower potential than INx-, respectively.



Figure 25. Basic Comparator and Input and Output Signals

#### **RAIL-TO-RAIL INPUT (RRI)**

Using a CMOS nonRRI stage (that is, a single differential pair) limits the input voltage to approximately one gate-to-source voltage (V<sub>GS</sub>) away from one of the supply lines. Because V<sub>GS</sub> for normal operation is commonly more than 1 V, a single differential pair input stage comparator greatly restricts the allowable input voltage. This restriction can be quite limiting with low supply voltage supplies. To resolve this issue, RRI stages allow the input signal range to extend up to the supply voltage range. In the case of the ADCMP396, the inputs continue to operate 200 mV beyond the supply rails.

#### **OPEN-DRAIN OUTPUT**

The ADCMP396 has an open-drain output stage that requires an external resistor to pull up to the logic high voltage level when the output transistor is switched off. The pull-up resistor must be large enough to avoid excessive power dissipation, but small enough to switch logic levels reasonably quickly when the comparator output is connected to other digital circuitry. The rise time of the open-drain output depends on the pull-up resistor and load capacitor used.

The rise time can be calculated by

$$t_R = 2.197 R_{PULLUP} C_{LOAD}$$

#### **POWER-UP BEHAVIOR**

On power-up, when  $V_{\rm CC}$  reaches 0.9 V, the ADCMP396 is guaranteed to assert an output low logic. When the voltage on the  $V_{\rm CC}$  pin exceeds UVLO, the comparator inputs take control.

#### **CROSSOVER BIAS POINT**

Rail-to-rail inputs of this type of architecture, in both op amps and comparators, have a dual front-end design. PMOS devices are inactive near the  $V_{\rm CC}$  rail, and NMOS devices are inactive near GND. At some predetermined point in the common-mode range, a crossover occurs. At this point, normally 0.8 V and  $V_{\rm CC}$  – 0.8 V, there are changes in the measured offset voltages.

#### **COMPARATOR HYSTERESIS**

In noisy environments, or when the differential input amplitudes are relatively small or slow moving, adding hysteresis ( $V_{HYST}$ ) to the comparator is often desirable. The transfer function for a comparator with hysteresis is shown in Figure 26. As the input voltage approaches the threshold (0 V in Figure 26) from below the threshold region in a positive direction, the comparator switches from low to high when the input crosses + $V_{HYST}/2$ . The new switch threshold becomes  $-V_{HYST}/2$ . The comparator remains in the high state until the  $-V_{HYST}/2$  threshold is crossed from below the threshold region in a negative direction. In this manner, noise or feedback output signals centered on the 0 V input cannot cause the comparator to switch states unless it exceeds the region bounded by  $\pm V_{HYST}/2$ .



Figure 26. Comparator Hysteresis Transfer Function

(1)

#### TYPICAL APPLICATIONS ADDING HYSTERESIS

To add hysteresis, see Figure 27; two resistors are used to create different switching thresholds, depending on whether the input signal is increasing or decreasing in magnitude. When the input voltage increases, the threshold is above  $V_{REF}$ , and when the input voltage decreases, the threshold is below  $V_{REF}$ .



Figure 27. Noninverting Comparator Configuration with Hysteresis

The upper input threshold level is given by

$$V_{IN\_HI} = \frac{V_{REF}(R1 + R2)}{R2}$$
(2)

Assuming  $R_{LOAD} >> R2$ ,  $R_{PULLUP}$ .

The lower input threshold level is given by

$$V_{IN_{LO}} = \frac{V_{REF} (R1 + R2 + R_{PULLUP}) - V_{CC} R1}{R2 + R_{PULLUP}}$$
(3)

The hysteresis is the difference between these voltages levels.

$$\Delta V_{IN} = \frac{V_{CC}R1}{R2 + R_{PULLUP}} \tag{4}$$

# WINDOW COMPARATOR FOR POSITIVE VOLTAGE MONITORING

When monitoring a positive supply, the desired nominal operating voltage for monitoring is denoted by  $V_M$ ,  $I_M$  is the nominal current through the resistor divider,  $V_{OV}$  is the overvoltage trip point, and  $V_{UV}$  is the undervoltage trip point.



Figure 28. Positive Undervoltage/Overvoltage Monitoring Configuration

Figure 28 illustrates the positive voltage monitoring input connection. Three external resistors,  $R_X$ ,  $R_Y$ , and  $R_Z$ , divide the positive voltage for monitoring,  $V_{M}$ , into the high-side voltage,  $V_{PH}$ , and the low-side voltage,  $V_{PL}$ . The high-side voltage is connected to the INA+ pin, and the low-side voltage is connected to the INB- pin.

To trigger an overvoltage condition, the low-side voltage (in this case,  $V_{PL}$ ) must exceed the  $V_{REF}$  threshold on the INB+ pin. Calculate the low-side voltage,  $V_{PL}$ , by the following:

$$V_{PL} = V_{REF} = V_{OV} \left( \frac{R_Z}{R_X + R_Y + R_Z} \right)$$
(5)

In addition,

$$R_X + R_Y + R_Z = V_M / I_M \tag{6}$$

Therefore, R<sub>Z</sub>, which sets the desired trip point for the overvoltage monitor, is calculated as

$$R_{Z} = \frac{\left(V_{REF}\right)\left(V_{M}\right)}{\left(V_{OV}\right)\left(I_{M}\right)} \tag{7}$$

To trigger the undervoltage condition, the high-side voltage,  $V_{PH}$ , must be less than the  $V_{REF}$  threshold on the INA– pin. The high-side voltage,  $V_{PH}$ , is calculated by

$$V_{PH} = V_{REF} = V_{UV} \left( \frac{R_Y + R_Z}{R_X + R_Y + R_Z} \right)$$
(8)

Because Rz is already known, Ry can be expressed as

$$R_Y = \frac{\left(V_{REF}\right)\left(V_M\right)}{\left(V_{UV}\right)\left(I_M\right)} - R_Z \tag{9}$$

When  $R_{Y}$  and  $R_{Z}$  are known,  $R_{X}$  can be calculated by

$$R_X = (V_M/I_M) - R_Y - R_Z$$
(10)

If  $V_M$ ,  $I_M$ ,  $V_{OV}$ , or  $V_{UV}$  changes, each step must be recalculated.

# WINDOW COMPARATOR FOR NEGATIVE VOLTAGE MONITORING

Figure 29 shows the circuit configuration for negative supply voltage monitoring. To monitor a negative voltage, a reference voltage is required to connect to the end node of the voltage divider circuit, in this case, REF.



Figure 29. Negative Undervoltage/Overvoltage Monitoring Configuration

Equation 7, Equation 9, and Equation 10 need some minor modifications for use with negative voltage monitoring. The reference voltage,  $V_{REF}$ , is added to the overall voltage drop; therefore, it must be subtracted from  $V_M$ ,  $V_{UV}$ , and  $V_{OV}$  before using each of them in Equation 7, Equation 9, and Equation 10.

To monitor a negative voltage level, the resistor divider circuit divides the voltage differential level between  $V_{REF}$  and the negative supply voltage into the high-side voltage,  $V_{NH}$ , and the low-side voltage,  $V_{NL}$ . The high-side voltage,  $V_{NH}$ , is connected to INC+, and the low-side voltage,  $V_{NL}$ , is connected to IND–.

To trigger an overvoltage condition, the monitored voltage must exceed the nominal voltage in terms of magnitude, and the high-side voltage (in this case,  $V_{NH}$ ) on the INC+ pin must be more negative than ground. Calculate the high-side voltage,  $V_{NH}$ , by the following:

$$V_{NH} = GND = \left[ \left( V_{REF} - V_{OV} \left( \frac{R_X + R_Y}{R_X + R_Y + R_Z} \right) \right] + V_{OV} \quad (11)$$

In addition,

$$R_X + R_Y + R_Z = \frac{\left(V_M - V_{REF}\right)}{I_M} \tag{12}$$

Therefore,  $R_Z$ , which sets the desired trip point for the overvoltage monitor, is calculated by

$$R_{Z} = \frac{-V_{REF} (V_{M} - V_{REF})}{I_{M} (V_{OV} - V_{REF})}$$
(13)

To trigger an undervoltage condition, the monitored voltage must be less than the nominal voltage in terms of magnitude, and the low-side voltage (in this case,  $V_{\rm NL}$ ) on the IND– pin must be more positive than ground. Calculate the low-side voltage,  $V_{\rm NL}$ , by the following:

$$V_{NL} = GND = \left[ \left( V_{REF} - V_{UV} \left( \frac{R_X}{R_X + R_Y + R_Z} \right) \right] + V_{UV}$$
(14)

Because  $R_Z$  is already known,  $R_Y$  can be expressed as follows:

$$R_{Y} = \frac{-V_{REF}(V_{M} - V_{REF})}{I_{M}(V_{UV} - V_{REF})} - R_{Z}$$
(15)

When  $R_Y$  and  $R_Z$  are known,  $R_X$  is then calculated by

$$R_X = \frac{\left(V_M - V_{REF}\right)}{I_M} - R_Y - R_Z \tag{16}$$

### **OUTLINE DIMENSIONS**



(K-16) Dimensions shown in millimeters and (inches)

#### **ORDERING GUIDE**

Model <sup>1</sup> Temperature Range		Package Description	Package Option
ADCMP396ARZ	-40°C to +125°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADCMP396ARZ-RL7	-40°C to +125°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16

<sup>1</sup> Z = RoHS Compliant Part.

### NOTES

## NOTES

## **Data Sheet**

### NOTES

©2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12211-0-4/14(0)



www.analog.com

Rev. 0 | Page 16 of 16