



Sample &

Buv







TPS54061-Q1

SLVSBM7A - MARCH 2013 - REVISED JANUARY 2016

TPS54061-Q1 Wide-Input, 60-V, 200-mA Synchronous Step-Down DC–DC Converter With Low $I_{\rm Q}$


1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C
 Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C3B
- Integrated High-Side and Low-Side MOSFETs
- Diode Emulation for Light-Load Efficiency
- Peak-Current Mode Control
- 90-µA Operating Quiescent Current
- 1.4-µA Shutdown Supply Current
- 50-kHz to 1.1-MHz Adjustable Switching Frequency
- Synchronizes to External Clock
- 0.8 V ±1% Voltage Reference
- Stable With Ceramic Output Capacitors or Low-Cost Aluminum Electrolytic
- Cycle-by-Cycle Current Limit, Thermal, OVP, and Frequency Foldback Protection
- 3-mm x 3-mm, 8-Pin SON Package With Thermal Pad
- -40°C to 150°C Operating Junction Temperature

2 Applications

- Low-Power Standby or Bias Voltage Supplies
- High-Efficiency Replacement for High-Voltage Linear Regulators

Simplified Schematic



3 Description

Tools &

Software

The TPS54061-Q1 device is a 60-V, 200-mA, synchronous step-down DC-DC converter with integrated high-side and low-side MOSFETs. Current-mode control provides simple external compensation and flexible component selection. The non-switching supply current is 90 μ A. Using the enable pin reduces the shutdown supply current to 1.4 μ A.

To increase light-load efficiency, the low-side MOSFET emulates a diode when the inductor current reaches zero.

The internal undervoltage lockout setting is 4.5 V, but using two resistors on the enable pin can increase the setting. The internal slow-start time controls the output-voltage start-up ramp.

The adjustable switching-frequency range allows optimization of efficiency and external component size. Frequency foldback and thermal shutdown protect the part during an overload condition.


The TPS54061-Q1 enables small designs by integrating the MOSFETs and boot recharge diode, and by minimizing the IC footprint with a small 3-mm × 3-mm thermally-enhanced SON package.

The TPS54061-Q1 is supported in the WEBENCH[™] Designer at www.ti.com.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS54061-Q1	SON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency

1

2

Table of Contents

1	Fea	Features 1						
2	Applications 1							
3	Des	Description 1						
4	Rev	ision History 2						
5	Pin	Configuration and Functions 3						
6	Spe	cifications 4						
	6.1	Absolute Maximum Ratings 4						
	6.2	ESD Ratings 4						
	6.3	Recommended Operating Conditions 4						
	6.4	Thermal Information 5						
	6.5	Electrical Characteristics5						
	6.6	Typical Characteristics7						
7	Deta	ailed Description 10						
	7.1	Overview 10						
	7.2	Functional Block Diagram 11						
	7.3	Feature Description 11						

	7.4	Device Functional Modes	15
8	Арр	lications and Implementation	16
	8.1	Application Information	16
	8.2	Typical Applications	16
9	Pow	er Supply Recommendations	30
10	Lay	out	30
	10.1	Layout Guidelines	30
	10.2	Layout Example	30
11	Dev	ice and Documentation Support	31
	11.1	Device Support	31
	11.2	Documentation Support	31
	11.3	Community Resources	31
	11.4	Trademarks	31
	11.5	Electrostatic Discharge Caution	<mark>3</mark> 1
	11.6	Glossary	31
12		hanical, Packaging, and Orderable	24
	mo		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (March 2013) to Revision A

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section,

STRUMENTS

www.ti.com


Page





TPS54061-Q1 SLVSBM7A – MARCH 2013 – REVISED JANUARY 2016

5 Pin Configuration and Functions



Pin Functions

	PIN	1/0	DESCRIPTION	
NO.	NAME	I/O	DESCRIPTION	
1	BOOT	Ο	The device requires a bootstrap capacitor between BOOT and PH. If the voltage on this capacitor is below the minimum required by the output device, the output switches off until refreshing of the capacitor is complete.	
2	VIN	I	Input supply voltage, 4.7 V to 60 V	
3	EN	I	Enable pin with internal pullup current source. Pull below 1.18 V to disable. Float to enable. Adjust the input undervoltage lockout (UVLO) with two resistors, see <i>Enable and Adjusting Undervoltage Lockout</i> .	
4	RT/CLK	I	Resistor timing and external clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. Pulling the pin above the PLL upper threshold causes a mode change, and the pin becomes a synchronization input. The change disables the internal amplifier, and the pin becomes a high-impedance clock input to the internal PLL. Stoppage of the clocking edges re-enables the internal amplifier, and the mode returns to a resistor frequency programming.	
5	VSENSE	I	Inverting input of the transconductance (gm) error amplifier	
6	COMP	0	Error amplifier output and input to the output switch current comparator. Connect frequency compensation components to this pin.	
7	GND	G	Ground	
8	PH	0	The source of the internal high-side power MOSFET and drain of the internal low-side MOSFET	
9	Thermal pad	-	Connect the GND pin electrically to the exposed pad on the printed circuit board for proper operation.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VIN	-0.3	62	V
	EN ⁽²⁾	-0.3	8	V
	BOOT-PH		8	V
	BOOT		70	V
Voltage	VSENSE	-0.3	6	V
	COMP	-0.3	3	V
	РН	-0.6	62	V
	PH, 10-ns transient	-2	62	V
	RT/CLK	-0.3	6	V
	VIN	Internall	y limited	А
Current	BOOT		100	mA
	РН	Internall	y limited	A
Operating junction te	Operating junction temperature		150	°C
Storage temperature, T _{stg}		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 See Enable and Adjusting Ladonatege Ladonatege.

(2) See Enable and Adjusting Undervoltage Lockout.

6.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human body model (HBM), per QSS 009-105 (JESD22-A114A) and AEC-Q100 Classification Level H2 $^{\left(1\right) }$	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per QSS 009-147 (JESD22-C101B.01) and AEC-Q100 500V Classification Level C3B $^{\rm (2)}$	±750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage, V _{IN}	4.7	60	V
Output current		200	mA
Switching frequency set by RT/CLK resistor	50	1100	kHz
Switching frequency synchronized to external clock	300	1100	kHz



6.4 Thermal Information

		TPS54061-Q1	
	THERMAL METRIC ⁽¹⁾	DRB (SON)	UNIT
		8 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	42.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	46.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.1	°C/W
ΨJT	Junction-to-top characterization parameter	0.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	18.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 $T_J = -40^{\circ}C$ to 150°C, $V_{IN} = 4.7$ to 60 V (unless otherwise noted)⁽¹⁾

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)		u			
Operating input voltage		4.7		60	V
Shutdown supply current	EN = 0 V		1.4		μA
I _Q operating; non-switching	VSENSE = 0.9 V, V _{IN} = 12 V		90	110	μA
ENABLE AND UVLO (EN PIN)					
Enable threshold	Rising		1.23	1.4	V
Enable threshold	Falling	1	1.18		V
	Enable threshold 50 mV		-4.7		μA
Input current	Enable threshold –50 mV		-1.2		μA
Hysteresis			-3.5		μA
Enable high to start switching time			450		μs
V _{IN}					
VIN start voltage	V _{IN} rising		4.5		V
VOLTAGE REFERENCE					
	T _J = 25°C, V _{IN} = 12 V	0.792	0.8	0.808	v
Voltage reference	1 mA < I _{OUT} < Minimum current limit	0.784	0.8	0.816	
HIGH-SIDE MOSFET				,	
Switch resistance	BOOT-PH = 5.7 V		1.5	3	Ω
LOW-SIDE MOSFET					
Switch resistance	V _{IN} = 12 V		0.8	1.5	Ω
ERROR AMPLIFIER					
Input current	VSENSE pin		20		nA
Error-amplifier gm	$-2 \ \mu A < I_{(COMP)} < 2 \ \mu A, \ V_{(COMP)} = 1 \ V$		108		µMhos
EA gm during slow-start	$-2 \ \mu\text{A} < \text{I}_{(\text{COMP})} < 2 \ \mu\text{A}, \ \text{V}_{(\text{COMP})} = 1 \ \text{V}, \ \text{VSENSE} = 0.4 \ \text{V}$		27		µMhos
Error amplifier DC gain	VSENSE = 0.8 V		1000		V/V
Minimum unity-gain bandwidth			0.5		MHz
Error amplifier source and sink	V _(COMP) = 1 V, 100-mV overdrive		±8		μA
Start-switching threshold			0.57		V
COMP to Iswitch gm			1		A/V

(1) The electrical ratings specified in this section apply to all specifications in this document unless otherwise noted. These specifications are interpreted as conditions that do not degrade the parametric or functional specifications of the device for the life of the product containing it.




Electrical Characteristics (continued)

 $T_{\rm J}$ = –40°C to 150°C, $V_{\rm IN}$ = 4.7 to 60 V (unless otherwise noted)^{(1)}

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT LIMIT		Ľ		u	
High-side sourcing current-limit threshold	BOOT-PH = 5.7 V	250	350	500	mA
Zero-cross detect current			-1.1		mA
THERMAL SHUTDOWN					
Thermal shutdown			176		С
RT/CLK					
Operating frequency using RT mode		50		1100	kHz
Switching frequency	$R_{(RT/CLK)} = 120 \text{ k}\Omega$	425	472	520	kHz
Minimum CLK pulse duration			40		ns
RT/CLK voltage	$R_{(RT/CLK)} = 120 \text{ k}\Omega$		0.53		V
RT/CLK high threshold				1.8	V
RT/CLK low threshold		0.5			V
RT/CLK falling-edge to PH rising- edge delay	Measure at 500 kHz with RT resistor		67		ns
PLL lock-in time	Measure at 500 kHz		100		μs
PLL frequency range		300		1100	kHz
РН					
Minimum ON-time	Measured at 50% to 50%, I_{OUT} = 200 mA		120		ns
Dead time	V_{IN} = 12 V, I_{OUT} = 200 mA, one transition		30		ns
BOOT					
BOOT-to-PH regulation voltage	V _{IN} = 12 V		6		V
BOOT-PH UVLO			2.9		V
INTERNAL SLOW-START TIME					
Slow-start time	f _{SW} = 472 kHz, RT = 120 kΩ, 10% to 90%		2.36		ms




6.6 Typical Characteristics






Typical Characteristics (continued)





Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The TPS54061-Q1 device is a 60-V, 200-mA, step-down (buck) regulator with integrated high-side and low-side N-channel MOSFETs. To improve performance during line and load transients, the device implements a constant-frequency, current-mode control which reduces output capacitance and simplifies external frequency-compensation design.

The switching frequency of 50 kHz to 1100 kHz allows for efficiency and size optimization when selecting the output filter components. Adjustment of the switching frequency is by use of a resistor to ground on the RT/CLK pin. The device has an internal phase-lock loop (PLL) on the RT/CLK pin that synchronizes the power-switch turnon to a falling edge of an external system clock.

The TPS54061-Q1 has a default start-up voltage of approximately 4.5 V. The EN pin has an internal pullup current source, a possible use of which is to adjust the input voltage undervoltage lockout (UVLO) threshold with two external resistors. In addition, the pullup current provides a default condition. When the EN pin is floating, the device operates. The operating current is 90 μ A when not switching and under no load. When the device is disabled, the supply current is 1.4 μ A.

The integrated 1.5- Ω high-side MOSFET and 0.8- Ω low-side MOSFET allow for high-efficiency power-supply designs capable of delivering 200 milliamperes of continuous current to a load.

The TPS54061-Q1 reduces the external component count by integrating the boot recharge diode. A capacitor between the BOOT and PH pins supplies the bias voltage for the integrated high-side MOSFET. The boot capacitor voltage is monitored by an UVLO circuit and turns the high-side MOSFET off when the boot voltage falls below a preset threshold. The TPS54061-Q1 can operate at high duty cycles because of the boot UVLO. The output voltage can be adjusted down to as low as the 0.8-V reference.


The TPS54061-Q1 has an internal output OV protection that disables the high-side MOSFET if the output voltage is 109% of the nominal output voltage.

The TPS54061-Q1 reduces external component count by integrating the slow-start time using a reference DAC system.

The TPS54061-Q1 resets the slow-start times during overload conditions with an overload recovery circuit. The overload recovery circuit slow-starts the output from the fault voltage to the nominal regulation voltage once a fault condition is removed. A frequency foldback circuit reduces the switching frequency during start-up and overcurrent fault conditions to help control the inductor current.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54061-Q1 uses adjustable fixed frequency, peak current mode control. The output voltage is sensed through external resistors on the VSENSE pin and compared to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turnon of the high-side power switch. The error amplifier output is compared to the high-side power switch current. When the power switch current reaches the level set by the COMP voltage, the power switch is turned off. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements current limiting by clamping the COMP pin voltage to a maximum level.

7.3.2 Slope Compensation Output Current

The TPS54061-Q1 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations.

Copyright © 2013–2016, Texas Instruments Incorporated

TPS54061-Q1 SLVSBM7A-MARCH 2013-REVISED JANUARY 2016

Feature Description (continued)

7.3.3 Error Amplifier

The TPS54061-Q1 uses a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the lower of the internal slow-start voltage or the internal 0.8-V voltage reference. The transconductance (gm) of the error amplifier is 108 µA/V during normal operation. During the slow-start operation, the transconductance is a fraction of the normal operating gm. The frequency compensation components (capacitor, and the series resistor and capacitor) are added to the COMP pin to ground.

7.3.4 Voltage Reference

The voltage reference system produces a precise voltage reference over temperature by scaling the output of a temperature stable band-gap circuit.

7.3.5 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. TI recommends using 1% tolerance or better divider resistors. Start with 10 k Ω for the R_{LS} resistor and use Equation 1 to calculate R_{HS}.

$$R_{HS} = R_{LS} \times \left(\frac{V_{OUT} - 0.8 V}{0.8 V}\right)$$
(1)

7.3.6 Enable and Adjusting Undervoltage Lockout (UVLO)

Optional

VENAFALLING

ENARISING

V_{ENAFALLING}

V_{STOP}

The TPS54061-Q1 is enabled when the VIN pin voltage rises above 4.5 V and the EN pin voltage exceeds the EN rising threshold of 1.23 V. The EN pin has an internal pull-up current source, I1, of 1.2 µA that provides the default enabled condition when the EN pin floats.

If an application requires a higher input undervoltage lockout (UVLO) threshold, use the circuit shown in Figure 18 to adjust the input voltage UVLO with two external resistors. When the EN pin voltage exceeds 1.23 V, an additional 3.5 µA of hysteresis current, lhys, is sourced out of the EN pin. When the EN pin is pulled below 1.18 V, the 3.5-µA lhys current is removed. This additional current facilitates adjustable input voltage hysteresis. Use Equation 2 to calculate R_{UVLO1} for the desired input start and stop voltages. Use Equation 3 to similarly calculate R_{UVLO2}.

In applications designed to start at relatively low input voltages (for example, from 4.7 V to 10 V) and withstand high input voltages (for example, from 40 V to 60 V), the EN pin may experience a voltage greater than the absolute maximum voltage of 8 V during the high input voltage condition. TI recommends to use a Zener diode to clamp the pin voltage below the absolute maximum rating.

Ruvlo1

Ruvlo2

Figure 18. Adjustable Undervoltage Lockout

ΕN

 V_{EN}

V_{START}

11 ×

 $R_{UVLO}1 =$

12

TPS54061

ihvs

www.ti.com

(2)



Feature Description (continued)

$$R_{UVLO} 2 = \frac{R_{UVLO} 1 \times V_{ENAFALLING}}{V_{STOP} - V_{ENAFALLING} + R_{UVLO} 1 \times (l_1 + l_{HYS})}$$
(3)

7.3.7 Internal Slow-Start

The TPS54061-Q1 has an internal digital slow-start that ramps the reference voltage from 0 V to its final value in 1114 switching cycles. The internal slow-start time is calculated by Equation 4:

$$tss(ms) = \frac{1114}{f_{SW}(kHz)}$$
(4)

If the EN pin is pulled below the stop threshold of 1.18 V, switching stops and the internal slow-start resets. The slow-start also resets in thermal shutdown.

7.3.8 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54061-Q1 is adjustable over a wide range from 50 kHz to 1100 kHz by varying the resistor on the RT/CLK pin. The RT/CLK pin voltage is typically 0.53 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use Equation 5. To reduce the solution size, the switching frequency is typically set as high as possible, but tradeoffs of the supply efficiency, maximum input voltage, and minimum controllable ON-time should be considered. The minimum controllable ON-time is typically 120 ns and limits the operating frequency for high input voltages. The maximum switching frequency is also limited by the frequency shift circuit. More discussion on the details of the maximum switching frequency, refer to Selecting the Switching Frequency.

$$R_{T}(k\Omega) = \frac{71657}{f_{SW}(kHz)^{1.039}}$$

(5)

(6)

7.3.9 Selecting the Switching Frequency

The TPS54061-Q1 implements current mode control which uses the COMP pin voltage to turn off the high-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and COMP pin voltage are compared, when the peak switch current intersects the COMP voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current limit.

To enable higher switching frequency at high input voltages, the TPS54061-Q1 implements a frequency shift. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 V on VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during normal start-up and fault conditions. Because the device can only divide the switching frequency by 8, there is a maximum input voltage limit in which the device operates and still have frequency shift protection. During short-circuit events (particularly with high input voltage applications), the control loop has a finite minimum controllable ON-time and the output has a low voltage. During the switch ON-time, the inductor current ramps to the peak current limit because of the high input voltage and minimum ON-time. During the switch OFF-time, the inductor would normally not have enough OFF-time and output voltage for the inductor to ramp down by the ramp up amount. The frequency shift effectively increases the OFF-time allowing the current to ramp down.

$$f_{\text{SW}}(\text{maxskip}) = \left(\frac{1}{t_{\text{ON}}}\right) \times \left(\frac{V_{\text{OUT}} + R_{\text{LS}} \times I_{\text{O}} + R_{\text{DC}} \times I_{\text{O}}}{V_{\text{IN}} - I_{\text{O}} \times R_{\text{HS}} + I_{\text{O}} \times R_{\text{LS}}}\right)$$

where

- t_{ON} = Controllable ON-time
- V_{OUT} = Output Voltage
- R_{LS} = Low-side MOSFET resistance
- I_o = Output Current
- R_{DC} = Inductor resistance
- V_{IN} = Input Voltage
- R_{HS} = High-side MOSFET resistance



(7)

Feature Description (continued)

$$f_{SW}(shift) = \left(\frac{f div}{t_{ON}}\right) \times \left(\frac{V_{OUTSC} + R_{LS} \times I_{CL} + R_{DC} \times I_{CL}}{V_{IN} - I_{CL} \times R_{HS} + I_{CL} \times R_{LS}}\right)$$

where

- fdiv = Frequency divide (equals 1, 2, 4, or 8)
- V_{OUTSC} Output Voltage during short
- I_{CI} = Current Limit

7.3.10 Synchronization to RT/CLK Pin

The RT/CLK pin can be used to synchronize the regulator to an external system clock. To implement the synchronization feature connect a square wave to the RT/CLK pin through one of the circuit networks shown in Figure 19. The square wave amplitude must extend lower than 0.5 V and higher than 1.8 V on the RT/CLK pin and have high and low states greater than 40 ns. The synchronization frequency range is 300 kHz to 1100 kHz. The rising edge of the PH is synchronized to the falling edge of RT/CLK pin signal. The external synchronization circuit should be designed in such a way that the device has the default frequency set resistor connected from the RT/CLK pin to ground should the synchronization signal turn off. TI recommends using a frequency set resistor connected as shown in Figure 19 through another resistor (for example, 50 Ω) to ground for clock signal that are not Hi-Z or tristate during the OFF-state. The sum of the resistance should set the switching frequency close to the external CLK frequency. TI recommends to AC couple the synchronization signal through a 10-pF ceramic capacitor to RT/CLK pin. The first time the CLK is pulled above the CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5-V voltage source is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal. The switching frequency can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor mode to the PLL mode and lock onto the CLK frequency within 100 microseconds. When the device transitions from the PLL mode to the resistor mode, the switching frequency reduces from the external CLK frequency to 150 kHz, then reapply the 0.5-V voltage source and the resistor then sets the switching frequency. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 V on VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during normal start-up and fault conditions.




Figure 19. Synchronizing to a System Clock

7.3.11 Overvoltage Protection

The TPS54061-Q1 incorporates an output overvoltage transient protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients on power supply designs with low value output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier responds by clamping the error amplifier output to a high voltage. Thus, requesting the maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state duty cycle. In some applications, the power supply output voltage can respond faster than the error amplifier output can respond, this actuality leads to the possibility of an output overshoot.



Feature Description (continued)

The OVP feature minimizes the output overshoot when using a low value output capacitor by comparing the VSENSE pin voltage to OVP threshold which is 109% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is disabled to minimize output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET resumes normal operation.

7.3.12 Thermal Shutdown

The device implements an internal thermal shutdown until the junction temperature exceeds 176°C. The thermal shutdown forces the device to stop switching until the junction temperature falls below the thermal trip threshold. Once the die temperature decreases below 176°C, the device reinitiates the power up sequence by restarting the internal slow-start.

7.4 Device Functional Modes

7.4.1 Operation Near Minimum Input Voltage

The TPS54061-Q1 is recommended to operate with input voltages above 4.7 V. The typical V_{IN} UVLO threshold is 4.5 V and the device may operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage the device does not switch. If EN is floating or externally pulled up to greater up than the typical 1.23-V rising threshold, when $V_{(VIN)}$ passes the UVLO threshold the TPS54061-Q1 becomes active. Switching is enabled and the slow-start sequence is initiated. The TPS54061-Q1 starts linearly ramping up the internal reference DAC from 0 V to the reference voltage over the internal slow-start time period set by the switching frequency.

7.4.2 Operation With Enable Control

The enable start threshold voltage is 1.23 V typical. With EN held below the 1.23-V typical rising threshold voltage, the TPS54061-Q1 is disabled and switching is inhibited even if V_{IN} is above its UVLO threshold. The quiescent current is reduced in this state. If the EN voltage is increased above the rising threshold voltage while $V_{(VIN)}$ is above the UVLO threshold, the device becomes active. Switching is enabled and the slow-start sequence is initiated. The TPS54061-Q1 starts linearly ramping up the internal reference DAC from 0 V to the reference voltage over the internal slow-start time period set by the switching frequency. If EN is pulled below the 1.18-V typical falling threshold, the TPS54061-Q1 enters the reduced quiescent current state again.

Texas INSTRUMENTS

www.ti.com

Applications and Implementation 8

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS54061-Q1 is a 60-V, 200-mA step-down regulator with an integrated high-side and low-side MOSFET. This device is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 200 mA. Example applications are: Low-Power Standby or Bias Voltage Supplies or an efficient replacement for high-voltage linear regulator. Use the following design procedure to select component values for the TPS54061-Q1. This procedure shows the design of a high-frequency switching regulator. These calculations can be done with the aid of the TPS54x40/x60 design calculator (SLVC431). Alternatively, use the WEBENCH software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design.

8.2 Typical Applications

8.2.1 Continuous Conduction Mode Application



* See Enable and Adjusting Undervoltage Lockout.

Figure 20. CCM Application Schematic

8.2.1.1 Design Requirements

This example details the design of a continuous conduction mode (CCM) switching regulator design using ceramic output capacitors. If a low output current design is needed, see Discontinuous Conduction Mode Application. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, the following known parameters are listed in Table 1.

PARAMETER	VALUE
Output voltage, V _{OUT}	5.0 V
Transient response 50 to 150-mA load step	$\Delta V_{OUT} = 4\%$
Maximum output current	200 mA
Input voltage, V _{IN}	24 V nominal, 8 V to 60 V
Output voltage ripple	0.5% of V _{OUT}

Table 1. Design Parameters



Typical Applications (continued)

PARAMETER	VALUE			
Start input voltage (rising V _{IN})	7.50 V			
Stop input voltage (falling V _{IN})	6.50 V			

Table 1. Design Parameters (continued)

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Selecting the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, the user wants to choose the highest switching frequency possible because this produces the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency is limited by the minimum on-time of the internal power switch, the maximum input voltage, the output voltage and the frequency shift limitation.

Equation 6 and Equation 7 must be used to find the maximum switching frequency for the regulator, choose the lower value of the two results. Switching frequencies higher than these values results in pulse skipping or a lack of overcurrent protection during short circuit conditions. The typical minimum ON-time, t_{on} min, is 120 ns for the TPS54061-Q1. To ensure overcurrent runaway does not occur during short circuits in your design, use Equation 7 to determine the maximum switching frequency. With a maximum input voltage of 60 V, inductor resistance of 0.77 Ω , high-side switch resistance of 3.0 Ω , low-side switch resistance of 1.5 Ω , a current limit value of 350 mA, and a short circuit output voltage of 0.1 V, the maximum switching frequency is 524 kHz and 1003 kHz in each case respectively. A switching frequency of 400 kHz is used. To determine the timing resistance for a given switching frequency, use Equation 5. The switching frequency is set by resistor R_T shown in Figure 20. R_T is calculated to be 142 k Ω . A standard value of 143 k Ω is used.

8.2.1.2.2 Output Inductor Selection (L_o)

To calculate the minimum value of the output inductor, use Equation 8. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, the following guidelines may be used. TI typically recommends using K_{IND} values in the range of 0.2 to 0.4; however, for designs using low ESR output capacitors such as ceramics and low output currents, a K_{IND} value as high as 1 may be used. In a wide input voltage regulator, it is best to choose an inductor ripple current on the larger side. This allows the inductor to still have a measurable ripple current with the input voltage at its minimum. For this design example, use K_{IND} of 0.4 and the minimum inductor value is calculated to be 97 µH. For this design, a standard 100-µH value was chosen. It is important that the RMS current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from Equation 10 and Equation 11.

For this design, the RMS inductor current is 200 mA and the peak inductor current is 239 mA. The chosen inductor is a Würth 74408943101. It has a saturation current rating of 680 mA and an RMS current rating of 520 mA. Equation 8 through Equation 11 show lower ripple currents reduce the output voltage ripple of the regulator but require a larger value of inductance. Selecting higher ripple currents increases the output voltage ripple of the inductor ripple current plus the average output current. During power up, faults or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor current.

$$L_{O} \min \geq \frac{V_{IN} \max - V_{OUT}}{Kind \times I_{O}} \times \frac{V_{OUT}}{V_{IN} \max \times f_{sw}}$$

$$I_{RIPPLE} \geq \frac{V_{OUT} \times (V_{IN} \max - V_{OUT})}{V_{IN} \max \times L_{O} \times f_{SW}}$$
(8)
(9)



$$I_{L}rms = \sqrt{I_{O}^{2} + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN}max - V_{OUT})}{V_{IN}max \times L_{O} \times f_{SW}}\right)^{2}}$$

$$I_{L}peak = I_{OUT} + \frac{I_{RIPPLE}}{2}$$
(10)

8.2.1.2.3 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria. The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current until the regulator increases the inductor current. This situation occurs if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator also is temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 15 shows the minimum output capacitance necessary to accomplish this, where Δ lout is the change in output current, f_{sw} is the regulators switching frequency and ΔV_{OUT} is the allowable change in the output voltage.

For this example, the transient load response is specified as a 4% change in V_{OUT} for a load step from 50 mA to 150 mA. For this example, $\Delta I_{OUT} = 0.150 - 0.05 = 0.10$ and $\Delta V_{OUT} = 0.04 \times 3.3 = 0.132$.

Using these values gives a minimum capacitance of $3.79 \ \mu$ F. This does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should be taken into account.

The low-side FET of the regulator emulates a diode so it can not sink current so any stored energy in the inductor produces an output voltage overshoot when the load current rapidly decreases, as in Figure 28. The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that gets stored in the output capacitor increases the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. Equation 14 is used to calculate the minimum capacitance input the output voltage overshoot to a desired value, where _{LO} is the value of the inductor, I_{OH} is the output current under heavy load, I_{OL} is the output under light load, V_{OUT} + Δ V_{OUT} is the final peak output voltage, and VI is the initial capacitor voltage. For this example, the worst case load step is from 150 mA to 50 mA. The output voltage increases during this load transition and must be limited to 4% of the output voltage to satisy the design goal. This makes V_{OUT}+ Δ V_{OUT} = 1.04 × 3.3 = 3.432 V. V_{OUT} is the initial capacitor voltage which is the nominal output voltage of 3.3 V. Using these numbers in Equation 14 yields a minimum capacitance of 2.25 µF.

Equation 13 calculates the minimum output capacitance needed to meet the output voltage ripple specification, where f_{SW} is the switching frequency, V_{RIPPLE} is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current. Equation 13 yields 1.48 μ F. Equation 16 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 16 indicates the ESR should be less than 0.160 Ω .

The most stringent criteria for the output capacitor is $3.79 \ \mu\text{F}$ of capacitance to maintain the output voltage regulation during an load transient.

Additional capacitance de-ratings for aging, temperature, and DC bias increases this minimum value. For this example, a 100- μ F, 10-V X5R ceramic capacitor with 0.003 Ω of ESR if a 1206 package is used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the Root Mean Square (RMS) value of the maximum ripple current.

Equation 12 can be used to calculate the RMS ripple current the output capacitor needs to support. For this example, Equation 12 yields 10.23 mA.



$$IC_{O}rms = \frac{1}{\sqrt{12}} \times \left(\frac{V_{OUT} \times (V_{IN}max - V_{OUT})}{V_{IN}max \times L_{O} \times f_{SW}} \right)$$
(12)

$$C_{0}1 \geq \frac{I_{RIPPLE}}{V_{RIPPLE}} \times \left(\frac{1}{8 \times f_{SW}}\right)$$
(13)

$$C_{O}2 \ge L_{O} \times \frac{V_{OH} - V_{OL}}{\left(V_{OUT} + \Delta V_{OUT}\right)^{2} - V_{OUT}^{2}}$$
(14)

$$C_{O}3 \ge \frac{\Delta I_{OUT}}{\Delta V_{OUT}} \times \frac{2}{f sw}$$

$$R_{C} \le \frac{V_{RIPPLE}}{I}$$
(15)

8.2.1.2.4 Input Capacitor

The TPS54061-Q1 requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor of at least $1-\mu$ F of effective capacitance. The effective capacitance includes any deration for DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have an RMS current rating greater than the maximum RMS input current. The input RMS current can be calculated using Equation 17. The value of a ceramic capacitor varies significantly over temperature and the dc bias applied to the capacitor. The capacitance variations with temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The effective value of a capacitor with at least a 60-V voltage rating is required to support the maximum input voltage ripple can be calculated by rearranging Equation 18.

Using the design example values, I_{OUT} max = 200 mA, C_{IN} = 2.2 μ F, f_{SW} = 400 kHz, yields an input voltage ripple of 56.8 mV and an RMS input ripple current of 98.5 mA.

$$IC_{IN}rms = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{INmin}}} \times \frac{(V_{INmin} - V_{OUT})}{V_{INmin}}$$

$$C_{IN} \ge \frac{I_{O}}{V_{I}ripplo} \times \left(\frac{0.25}{f_{I}}\right)$$
(17)

$$V_{\rm IN} \simeq \overline{V_{\rm IN} ripple} \wedge \left(\overline{f_{\rm SW}} \right)$$
 (18)

8.2.1.2.5 Bootstrap Capacitor Selection

A 0.01-µF ceramic capacitor must be connected between the BOOT and PH pins for proper operation. TI recommends using a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10-V or higher voltage rating.

8.2.1.2.6 Undervoltage Lockout Set Point

The Undervoltage Lockout (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54061-Q1. The UVLO has two thresholds: one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 7.50 V (enabled). After the regulator starts switching, it should continue to do so until the input voltage falls below 6.50 V (UVLO stop). The programmable UVLO and enable voltages are set by connecting resistor divider between VIN and ground to the EN pin. Equation 2 and Equation 3 can be used to calculate the resistance values necessary. For example, a 196-k Ω resistor between VIN and EN and a 36.5-k Ω resistor between EN and ground are required to produce the 7.50-V and 6.50-V start and stop voltages. See *Enable and Adjusting Undervoltage Lockout* for additional considerations in high input voltage applications.

Copyright © 2013–2016, Texas Instruments Incorporated

8.2.1.2.7 Output Voltage and Feedback Resistors Selection

For the example design, 10 k Ω was selected for R_{LS}. Using Equation 1, R_{HS} is calculated as 31.46 k Ω . The nearest standard 1% resistor is 31.6 k Ω .

8.2.1.2.8 Closing the Loop

There are several methods used to compensate DC–DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Because the slope compensation is ignored, the actual cross over frequency is usually lower than the crossover frequency used in the calculations. This method assume the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater the modulator pole.

To get started, the modulator pole, fpole, and the ESR zero, fzero must be calculated using Equation 19 and Equation 20. For C_{OUT} , use a derated value of 6.0 µF. Use Equation 21 and Equation 22 to estimate a starting point for the crossover frequency, fco, to design the compensation. For the example design, fpole is 1015 Hz and fzero is 5584 kHz.

Equation 21 is the geometric mean of the modulator pole and the ESR zero and Equation 22 is the mean of modulator pole and the switching frequency. Equation 21 yields 119.2 kHz and Equation 22 gives 17.9 kHz. Use a frequency near the lower value of Equation 21 or Equation 22 for an initial crossover frequency.

For this example, fco of 17.9 kHz is used. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

To determine the compensation resistor, R_{COMP}, use Equation 23. Assume the power stage transconductance, gmps, is 1.00 A/V. The output voltage, V_{OUT}, reference voltage, V_{REF}, and amplifier transconductance, gmea, are 3.3 V, 0.8 V and 108 μ A/V, respectively.

 R_{COMP} is calculated to be 25.9 k Ω , use the nearest standard value of 26.1 k Ω . Use Equation 24 to set the compensation zero equal to the modulator pole frequency. Equation 24 yields a 3790 pF for capacitor C_{COMP} and a 4700 pF is chosen. Use the larger value of Equation 25 and Equation 26 to calculate the C_{POLE} value to set the compensation pole. Equation 26 yields 30.5 pF so the nearest standard of 33 pF is selected.

$$f \text{pole}(\text{Hz}) = \frac{1}{\frac{V_{\text{OUT}}}{\text{Io}} \times \text{Co} \times 2 \times \underline{p}}}$$
(19)

$$f \operatorname{zero}(Hz) = \frac{1}{R_{\rm C} \times C_{\rm O} \times 2 \times \pi}$$
(20)

$$f \text{co1(Hz)} = (f \text{zero} \times f \text{pole})^{0.5}$$
(21)

$$fco2(Hz) = \left(\frac{fsw}{2} \times fpole\right)^{0.5}$$
(22)

$$R_{COMP} = \frac{2 \times \pi \times f_{CO} \times C_{O}}{gmps} \times \frac{V_{OUT}}{V_{REF} \times gmea}$$
(23)


$$C5 = \frac{1}{2 \times \pi \times R4 \times f_{POLE}}$$
(24)

$$C6 = \frac{R_{\rm C} \times C_{\rm O}}{R4}$$
(25)

$$C6 = \frac{1}{R4 \times f_{SW} \times \pi}$$
(26)



8.2.1.3 Application Curves




TPS54061-Q1




SLVSBM7A-MARCH 2013-REVISED JANUARY 2016







TPS54061-Q1 SLVSBM7A – MARCH 2013 – REVISED JANUARY 2016




TPS54061-Q1 SLVSBM7A – MARCH 2013 – REVISED JANUARY 2016



8.2.2 Discontinuous Conduction Mode Application

It is most desirable to have a power supply that is efficient and has a fixed switching frequency at low output currents. A fixed-frequency power supply has a predictable output voltage ripple and noise. Using a traditional continuous conduction mode (CCM) design method to calculate the output inductor yields a large inductance for a low output current supply. Using a CCM inductor results in a large sized supply or affects efficiency from the large DC resistance, an alternative is to operate in discontinuous conduction mode (DCM). Use the procedure below to calculate the components values for designing a power supply operating in discontinuous conduction mode. The advantage of operating a power supply in DCM for low output current is the fixed switching frequency, lower output inductance, and lower DC resistance on the inductor. Use the frequency shift and skip equations to estimate the maximum switching frequency.





8.2.2.1 Design Requirements

This example details the design of a low output current, fixed switching regulator design using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, follow the design parameters listed in Table 2.

PARAMETER	VALUE						
Output voltage	5.0 V						
Transient response 37.5 to 75-mA load step	$\Delta V_{OUT} = 4\%$						
Maximum output current	75 mA						
Minimum output currert	1 mA						
Input voltage	24 V nominal, 8 V to 40 V						
Output voltage ripple	1 % of V _{OUT}						
Switching frequency	50 kHz						
Start input voltage (rising V _{IN})	8 V						
Stop input voltage (falling V _{IN})	6.8 V						

Table 2. Design Parameters

8.2.2.2 Detailed Design Procedure

The TPS54061-Q1 is designed for applications which require a fixed operating frequency and low output voltage ripple at low output currents, thus, the TPS54061-Q1 does not have a pulse skip mode at light loads. Because the device has a minimum controllable ON-time, there is an output current at which the power supply pulse skips. To ensure that the supply does not pulse skip at output current of the application the inductor value needs to be selected greater than a minimum value. The minimum inductance needed to maintain a fixed switching frequency



at the minimum load is calculated to be 227 μ H using Equation 27. Because the equation is ideal and was derived without losses, assume the minimum controllable light load ON-time, t_{onminll}, is 180 ns. To maintain DCM operation, the inductor value and output current need to stay below a maximum value. The maximum inductance is calculated to be 250 μ H using Equation 28. A 744053221 inductor from Würth Elektronik is selected. If CCM operation is necessary, use the previous design procedure.

Use Equation 29, to make sure the minimum current limit on the high-side power switch is not exceeded at the maximum output current. The peak current is calculated as 244 mA and is lower than the 350-mA current limit. To determine the RMS current for the inductor and output capacitor, it is necessary to calculate the duty cycle. The duty cycle, D1, for a step down regulator in DCM is calculated in Equation 30. D1 is the portion of the switching cycle the high-side power switch is on, and is calculated to be 0.1345. D2 is the portion of the switching cycle the low-side power switch is on, and is calculated to be 0.5111.

Using the Equation 32 and Equation 33, the RMS current of the inductor and output capacitor are calculated, to be 0.1078 A and 0.0774 A, respectively. Select components that ratings exceed the calculated RMS values. Calculate the output capacitance using the Equation 34 to Equation 36 and use the largest value. V_{RIPPLE} is the steady-state voltage ripple and ΔV is voltage change during a transient. A minimum of 7.5- μ F capacitance is calculated. Additional capacitance de-ratings for aging, temperature, and DC bias should be factored in, which increases this minimum value. For this example, a 22- μ F, 10-V X7R ceramic capacitor with 5-m Ω ESR is used. To have a low output ripple power supply use a low ESR capacitor. Use Equation 37 to estimate the maximum ESR for the output capacitor. Equation 38 and Equation 39 estimate the RMS current and capacitance for the input capacitor. An RMS current of 38.7 mA and capacitance of 1.56 μ F is calculated. A 2.2- μ F, 100-V X7R ceramic is used for this example.

$$L_{o}\min \geq \left(\frac{V_{IN}max - V_{OUT}}{V_{OUT}}\right) \times \left(\frac{V_{IN}max}{2}\right) \times \frac{t_{O}nmin^{2}}{I_{O}min} x fsw$$
(27)

$$L_{O} \max \leq \left(\frac{V_{IN} \min - V_{OUT}}{2}\right) \times \left(\frac{V_{OUT}}{V_{IN} \min}\right) \times \frac{1}{f_{sw} \times I_{O}}$$
(28)

$$I_{L}peak = \left(\frac{2 \times V_{OUT} \times Iomax \times (V_{IN}max - V_{OUT})}{V_{IN}max \times L_{O} \times f_{sw}}\right)^{0.5}$$
(29)

$$D1 = \left(\frac{2 \times V_{OUT} \times I_{O} \times L_{O} \times f_{sw}}{V_{IN} \times (V_{IN} - V_{OUT})}\right)^{0.5}$$
(30)

$$D2 = \left(\frac{V_{IN} - V_{OUT}}{V_{OUT}}\right) \times D1$$
(31)

$$I_{L}rms = I_{L}peak \times \left(\frac{D1 + D2}{3}\right)^{0.5}$$
(32)

$$I_{CO} rms = I_L peak \times \left(\left(\frac{D1 + D2}{3} \right) - \frac{\left(D1 + D2 \right)^2}{4} \right)^{0.5}$$
(33)

$$C_{O}1 \leq \frac{I_{L}peak}{V_{RIPPLE}} \times \left(\frac{D1 + D2}{8 \times f_{SW}}\right)$$
(34)

$$C_{O}2 \ge L_{O} \times \frac{10^{2} - 0^{2}}{(V_{OUT} + \Delta V)^{2} - V_{OUT}^{2}}$$
(35)

$$Co3 \ge \frac{I_{OUT}}{\Delta V_{OUT}} \times \frac{1}{f_{co}}$$

$$R_{c} \le \frac{V_{RIPPLE}}{V_{RIPPLE}}$$
(36)

$$R_{\rm C} \leq \frac{1}{l_{\rm L} {\rm peak}}$$
 (37)

Copyright © 2013–2016, Texas Instruments Incorporated

TPS54061-Q1 SLVSBM7A – MARCH 2013 – REVISED JANUARY 2016

$$I_{CIN}rms = I_{L}peak \times \left(\left(\frac{D1}{3} \right) - \left(\frac{(D1)^{2}}{4} \right) \right)^{0.5}$$

$$C_{IN} \geq \frac{I_{O}}{V_{IN}RIPPLE} \times \left(\frac{0.25}{f_{SW}} \right)$$
(38)
(39)

8.2.2.2.1 Closing the Feedback Loop

The method presented here is easy to calculate and includes the effect of the slope compensation that is internal to the TPS54061-Q1. This method assumes the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater than the modulator pole. Once the output components are determined, use the equations below to close the feedback loop. A current mode controlled power supply operating in DCM has a transfer function which includes an ESR zero and pole as shown in Equation 40. To calculate the current mode power stage gain, first calculate, Kdcm, the DCM gain, and Fm, the modulator gain, using Equation 41 and Equation 42. Kdcm and Fm are 32.4 and 0.475, respectively. The location of the pole and ESR zero are calculated using Equation 43 and Equation 44. The pole and zero are 491 Hz and 2.8 MHz, respectively. Use the lower value of Equation 45 and Equation 46 as a starting point for the crossover frequency. Equation 45 is the geometric mean of the power stage pole and the ESR zero and Equation 46 is the mean of power stage pole and the switching frequency. The crossover frequency is chosen as 5 kHz from Equation 46.

To determine the compensation resistor, R_{COMP} , use Equation 47. Assume the power stage transconductance, gmps, is 1.0 A/V. The output voltage, V_{OUT} , reference voltage, V_{REF} , and amplifier transconductance, gmea, are 5.0 V, 0.8 V and 108 μ A/V, respectively. R_{COMP} is calculated to be 38.3 kΩ; use the nearest standard value of 35.7 kΩ. Use Equation 48 to set the compensation zero to equal the modulator pole frequency. Equation 48 yields 290 nF for compensating capacitor C_{COMP} , and a 330 nF is used. Use the larger value of Equation 49 or Equation 50 to calculate the C_{POLE} , which sets the compensation pole. Equation 50 yields 178-pF standard value of 220 pF is selected.

$$Gdcm(s) \approx Fm \times Kdcm \times \frac{1 + \frac{s}{2 \times \pi \times f_{ZERO}}}{1 + \frac{s}{2 \times \pi \times f_{POLE}}}$$
(40)

$$Kdcm = \frac{2}{D1} \times \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \left(2 + \frac{Rdc}{\frac{V_{OUT}}{I_0}}\right) - V_{OUT}}$$
(41)

$$Fm = \frac{gmps}{\left(\frac{V_{IN} - V_{OUT}}{I_0} + 0.380\right)}$$
(42)

$$f_{\text{POLE}}(\text{Hz}) = \frac{1}{\frac{V_{\text{OUT}}}{I_{\text{O}}} \times C_{\text{O}} \times 2 \times \pi} \times \left(\frac{2 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}}{1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}}\right)$$
(43)

$$f_{\text{ZERO}}(\text{Hz}) = \frac{1}{\text{R}_{\text{C}} \times \text{C}_{\text{O}} \times 2 \times \pi}$$
(44)

$$f_{\text{CO1}}(\text{Hz}) = \left(f_{\text{ZERO}} \times f_{\text{POLE}}\right)^{0.5}$$
(45)

$$f_{\rm CO2}(\rm Hz) = (f_{\rm SW} \times f_{\rm POLE})^{\rm OD}$$
(46)

$$R_{COMP} = \frac{1}{Kdcm \times Fm \times f_{POLE}} \times \frac{1}{V_{REF} \times gmea}$$
(47)


Copyright © 2013-2016, Texas Instruments Incorporated

FXAS


NSTRUMENTS

www.ti.com













TPS54061-Q1


SLVSBM7A-MARCH 2013-REVISED JANUARY 2016





TPS54061-Q1







9 Power Supply Recommendations

The TPS54061-Q1 is designed to operate from an input voltage supply range between 4.7 V and 60 V. This input supply should remain within the input voltage supply range. If the input supply is located more than a few inches from the TPS54061-Q1 converter, bulk capacitance may be required in addition to the ceramic bypass capacitors.

10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the V_{IN} pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Take care to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the GND pin. See Figure 54 for a PCB layout example. Because the PH connection is the switching node and the output inductor must be located close to the PH pin, the area of the PCB conductor is minimized to prevent excessive capacitive coupling. The RT/CLK pin is sensitive to noise, so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts; however, this layout has been shown to produce good results and is meant as a guideline.

10.2 Layout Example




Figure 54. PCB Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Development Support

- For TPS54061-Q1 Design Excel Spreadsheet Tool, see SLVC431.
- For the WEBENCH Design Center, go to www.ti.com/WEBENCH.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- Evaluation Module for TPS54061 Synchronous Step-Down SWIFT Converter (SLVU721)
- Using the TPS54061 to Create an Inverting Power Supply (SLVA524)
- Linear Versus Switching regulators in Industrial Applications With a 24-V Bus (SLYT527)

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

WEBENCH, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2013–2016, Texas Instruments Incorporated



19-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54061QDRBRQ1	ACTIVE	SON	DRB	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 150	61Q1	Samples
TPS54061QDRBTQ1	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 150	61Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

19-Apr-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS54061-Q1 :

Catalog: TPS54061

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions a	re nominal												
Devic	e	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54061QE	RBRQ1	SON	DRB	8	2500	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54061QE	DRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54061QDRBRQ1	SON	DRB	8	2500	367.0	367.0	35.0
TPS54061QDRBTQ1	SON	DRB	8	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L




DRB0008B



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRB0008B

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRB0008B

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated