

MicroConverter®

Quick Reference Guide

a “Data Acquisition System on a Chip”

the ADuC831 is: **ADC:** 12bit, 5 μ s, 8channel, self calibrating
0.5LSB INL & 70dB SNR


DAC: dual, 12bit, 15µs, voltage output
1LSB DNL

Flash/EEPROM: 62K bytes Flash/EE program memory
4K bytes Flash/EE data memory

microcontroller: industry standard 8052
DC to 16MHz, up to 1.3MIPS, 32 I/O lines

other on-chip features: temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports, voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset

PIN FUNCTIONS



卷之三

INSTRUCTION SET

Arithmetic Operations

ADD A,source		add source to A	1,2	12	Rn	register addressing using R0-R7
ADD A,#data			2	12	direct	8bit internal address (00h-FFh)
ADDC A,source			1,2	12	@Ri	indirect addressing using R0 or R1
ADDC A,#data			2	12	source	any of [Rn, direct, @Rj]
SUBB A,source		subtract from A with borrow	1,2	12	dest	any of [Rn, direct, @Ri]
SUBB A,#data			2	12	#data	8bit constant included in instruction
INC A			1	12	#data16	16bit constant included in instruction
INC source		increment	1,2	12	bit	8bit direct address of bit
INC DPTR *			1	24	rel	signed 8bit offset
DEC A		decrement	1	12	addr11	11bit address in current 2K page
DEC source			1,2	12	addr16	16bit address
MUL AB	multiply A by B		1	48		
DIV AB	divide A by B		1	48		
DA A	decimal adjust		1	12		

* INC DPTR increments the 24bit value DPP/DPH/DPL

Data Transfer Operation

MOV A,source		1,2	12
MOV A,#data		2	12
MOV dest,A	move source to destination	1,2	12
MOV dest,source		1,2,3	24
MOV dest,#data		2,3	12,24
MOV DPTR,#data16		3	24
MOVC A,@A+DPTR	move from code memory	1	24
MOVC A,@A+PC		1	24
MOVX A,@Ri		1	24
MOVX A,@DPTR	move to/from data memory	1	24
MOVX @Ri,A		1	24
MOVX @DPTR,A		1	24
PUSH direct	push onto stack	2	24
POP direct	pop from stack	2	24
XCH A,source	exchange bytes	1,2	12
XCHD A,@Ri	exchg low digits	1	12


Program Branching

ACALL addr11	call subroutine	2	24	CLR C		clear bit to zero	1	12
LCALL addr16		3	24	CLR bit			2	12
RET	return from sub.	1	24	SETB C		set bit to one	1	12
RETI	return from int:	1	24	SETB bit			2	12
AJMP addr11		2	24	CPL C		complement bit	1	12
LJMP addr16	jump	3	24	CPL bit			2	12
SJMP rel		2	24	ANL C,bit		AND bit with C	2	24
JMP @A+DPTR		1	24	ANL C,/bit		...NOTbit with C	2	24
JZ rel		jump if A = 0	2	24	ORL C,bit		OR bit with C	2
JNZ rel	jump if A not 0	2	24	ORL C,/bit		...NOTbit with C	2	24
CJNE A,direct,rel	compare and jump if not equal	3	24	MOV C,bit		move bit to bit	2	12
CJNE A,#data,rel		3	24	MOV bit,C			2	24
CJNE Rn,#data,rel		3	24	JC rel		jump if C set	2	24
CJNE @Ri,#data,rel		2	24	JNC rel		jmp if C not set	2	24
DJNZ Rn,rel	decrement and jump if not zero	2	24	JB bit,rel		jump if bit set	3	24
DJNZ direct,rel		3	24	JNB bit,rel		jmp if bit not set	3	24
NOP	no operation	1	12	JBC bit,rel		jmp&clear if set	3	24

ASSEMBLER DIRECTIVES

EQU	define symbol	DW	store word values in program memory
DATA	define internal memory symbol	ORG	set segment location counter
IDATA	define indirect addressing symbol	END	end of assembly source file
XDATA	define external memory symbol	CSEG	select program memory space
BIT	define internal bit memory symbol	XSEG	select external data memory space
CODE	define program memory symbol	DSEG	select internal data memory space
DS	reserve bytes of data memory	ISSEG	select indirectly addressed internal data memory space
DBIT	reserve bits of bit memory	DSSEG	select bit memory space
DP	define pointer symbol		

CODE MEMORY SPACE




INTERRUPT VECTOR ADDRESSES

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
ADCI	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I2C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

BINTED IN IS A


FUNCTIONAL BLOCK DIAGRAM

* All numbers below refer to MGFs.




SFR DESCRIPTIONS

DATA MEMORY: RAM, SFRs, user Flash/EE (all read/write)



SFR MAP & RESET VALUES

ISPI	WCOL	SPE	SPIM	C POL	C PHA	SFR1	SFR0	(reserved)							
Ffh	0	FEh	0	FDh	0	FBh	0	F8h	0	F8h	0	F8h	0	F8h	0
MDO	MDE	MCO	MDI	I2CM	I2CFS	I2CTX	I2CI	(reserved)							
EFh	0	EEh	0	EDh	0	EBh	0	E8h	0	E8h	0	E8h	0	E8h	0
ADCI	DMA	C CONV	S CONV	CS3	CS2	CS1	CS0	(reserved)							
Dfh	0	DEh	0	DDh	0	DBh	0	D8h	0	D8h	0	D8h	0	D8h	0
CY	AC	F0	RD	RS0	OV	F1	P	(reserved)							
D7h	0	D6h	0	D5h	0	D4h	0	D3h	0	D2h	0	D1h	0	D0h	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CNT2	CAP2	(reserved)							
CFH	0	CEh	0	CDh	0	CBh	0	CAh	0	CBh	0	CBh	0	CBh	0
PRE3	PRE2	PRE1	PRED	WDIR	WDS	WDE	WDWR	(reserved)							
C7h	0	C6h	0	C5h	0	C4h	0	C3h	0	C2h	0	C1h	0	C0h	0
PSI	PADC	PT2	PS	PT1	PX1	PX0	PX0	(reserved)							
Bfh	0	BEh	0	BDh	0	BCh	0	BBh	0	BAh	0	B8h	0	B9h	0
TF2	WR	T1	T0	INT1	INT0	T1	T0D	RxD	(reserved)						
B7h	1	B6h	1	B5h	1	B4h	1	B3h	1	B2h	1	B1h	1	B0h	1
EA	EADC	ET2	ES	ET1	EX1	AAh	0	A8h	0	A6h	0	A4h	0	A2h	0
AEh	0	AEH	0	ADh	0	ACh	0	ABh	0	AAh	0	AAh	0	AAh	0
SM0	SM1	SM2	REN	TB8	RB8	T1	RI	(reserved)							
9fh	0	9Eh	0	9Dh	0	9Ch	0	9Bh	0	9Ah	0	98h	0	96h	0
TF1	TR1	TF0	TRO	8ch	0	8ch	1	8ch	1	8ch	1	8ch	1	8ch	1
8fh	1	8Eh	1	8Dh	1	8Ch	1	8Bh	1	8Ah	1	88h	1	86h	1



* calibration coefficients are preconfigured at power-up to factory calibrated values

ADCCON1	ADC Control register #1	ADC831 Configuration Register CFG831.7 ADC mode (0=off, 1=on) CFG831.6 external attack-pointer enable (0=disabled) CFG831.5 PWM pins select (0=P2.6/P2.7,1=P3.4/P3.5) CFG831.4 PWM output buffer bypass (0=buffer enabled) CFG831.3 Flash/EE & PWM clock divisor (0=1,1,2,2,4,8,16,32) CFG831.2 timer2 conversion time = 1,2,3,4 / 32KHz + 50% (this bit must contain zero) CFG831.1 internal XRAM select (0=external XRAM) CFG831.0 interlock XRAM select (0=disabled)
ADCCON2	ADC Control register #2	ADC831.7 ADC internal conversion DMA mode enable CCONV continuous conversion enable bit SCONV single conversion start bit IPOEN input pin output enable bit CS2 0-7 = ADC0 - ADC7 CS1 8 = temperature sensor, 9=ADC0, A-DAC0, B=AGND
ADCDAAH	ADC Data registers	ADC831.6 ADC internal conversion DMA mode enable CCONV continuous conversion enable bit SCONV single conversion start bit IPOEN input pin output enable bit CS2 0-7 = ADC0 - ADC7 CS1 8 = temperature sensor, 9=ADC0, A-DAC0, B=AGND
DMAP,DMAH,DMAI	DMA address pointer	ADC831.5 ADC internal conversion DMA mode enable CCONV continuous conversion enable bit SCONV single conversion start bit IPOEN input pin output enable bit CS2 0-7 = ADC0 - ADC7 CS1 8 = temperature sensor, 9=ADC0, A-DAC0, B=AGND
ADC GAINH	ADC Gain calibration coefficients	ADC831.4 ADC internal conversion DMA mode enable CCONV continuous conversion enable bit SCONV single conversion start bit IPOEN input pin output enable bit CS2 0-7 = ADC0 - ADC7 CS1 8 = temperature sensor, 9=ADC0, A-DAC0, B=AGND
ADC GAINL	ADC Gain calibration coefficients	ADC831.3 ADC internal conversion DMA mode enable CCONV continuous conversion enable bit SCONV single conversion start bit IPOEN input pin output enable bit CS2 0-7 = ADC0 - ADC7 CS1 8 = temperature sensor, 9=ADC0, A-DAC0, B=AGND
ADC OFCSH	ADC Offset calibration coefficients	ADC831.2 ADC internal conversion DMA mode enable CCONV continuous conversion enable bit SCONV single conversion start bit IPOEN input pin output enable bit CS2 0-7 = ADC0 - ADC7 CS1 8 = temperature sensor, 9=ADC0, A-DAC0, B=AGND
ADC OFSL	ADC Offset calibration coefficients	ADC831.1 ADC internal conversion DMA mode enable CCONV continuous conversion enable bit SCONV single conversion start bit IPOEN input pin output enable bit CS2 0-7 = ADC0 - ADC7 CS1 8 = temperature sensor, 9=ADC0, A-DAC0, B=AGND
DACCON	DAC Control register	DAC831.7 Mode Select (0=12bit, 1=8bit) DACCON7 DAC output enable (0=Vref, 1=VDD) DACCON6 DAC output range select (0=Vref, 1=VDD) DACCON5 DAC output range selection (0=Vref, 1=VDD) DACCON4 Clear DAC1 (0=0V, 1=normal operation) DACCON3 Set DAC0 (0=0V, 1=reverse operation) DACCON2 Set DAC1 (0=0V, 1=reverse operation) DACCON1 Power Down DAC1 (0=off, 1=on) Power Down DAC0 (0=off, 1=on)
DAC1H,DAC1L	DAC1 data registers	DAC831.6 DAC output enable (0=Vref, 1=VDD) DAC831.5 DAC output range selection (0=Vref, 1=VDD) DAC831.4 DAC output range selection (0=Vref, 1=VDD) DAC831.3 DAC output range selection (0=Vref, 1=VDD) DAC831.2 DAC output range selection (0=Vref, 1=VDD) DAC831.1 DAC output range selection (0=Vref, 1=VDD)
DAC0H,DAC0L	DAC0 data registers	DAC831.5 DAC output enable (0=Vref, 1=VDD) DAC831.4 DAC output range selection (0=Vref, 1=VDD) DAC831.3 DAC output range selection (0=Vref, 1=VDD) DAC831.2 DAC output range selection (0=Vref, 1=VDD) DAC831.1 DAC output range selection (0=Vref, 1=VDD)
TIMECON	Time Interval Counter Control Register	TIMECON_6 (this bit must contain 1) TIMECON_5 (this bit must contain 1) TIMECON_4 (this bit must contain 1) TIMECON_3 single interval control bit (0=reload&restart) TIMECON_2 time interval interrupt bit, "TII" TIMECON_1 time interval enable bit (0=enable&clear) TIMECON_0 time clock enable bit (0=enable)
INTVAL	TIC Interval Register	INTVAL_7 gate control bit (0=ignore INTx) INTVAL_6 counter/timer select bit (0=timer) INTVAL_5 timer mode selection bits INTVAL_4 timer run control bit (0=run, 1=stop) INTVAL_3 external interrupt select bit (0=ignore vector to ISR) INTVAL_2 timer1 interrupt (0=ignore edge trigger) INTVAL_1 timer0 interrupt (0=ignore edge trigger) INTVAL_0 timer0 interrupt (0=ignore edge trigger)
HTHSEC	TIC Elapsed 128th Second Register	HTHSEC_7 TIC Elapsed 128th Second Register
SEC	TIC Elapsed Seconds Register	HTHSEC_6 TIC Elapsed Seconds Register
MIN	TIC Elapsed Minutes Register	HTHSEC_5 TIC Elapsed Minutes Register
HOUR	TIC Elapsed Hours Register	HTHSEC_4 TIC Elapsed Hours Register
ECON	Data Flash/EE command register	ECON_7 0th Read page 0th PROGRAM byte ECON_6 0th PAGE 0th EXIT UPLOAD mode ECON_5 0th VREF page 0th ENTER UPLOAD mode ECON_4 0th ERASE all ECON_3 0th ERASE 16M ECON_2 0th ERASE 1M ECON_1 0th ERASE 256K ECON_0 0th ERASE 32K
EADRH,EADRL	Data Flash/EE address registers	EADRH,EADRL Data Flash/EE address registers
EDATA1,EDATA2,EDATA3,EDATA4	Data Flash/EE data registers	EDATA1,EDATA2,EDATA3,EDATA4 Data Flash/EE data registers
SPICON	SP1 Control register	SPICON_7 SPI interrupt (set at end of SPI transfer) SPICON_6 SPI error flag (write collision error flag) SPICON_5 SPI enable (0=SPI enable, 1=SPI disable) SPICON_4 SPI mode select (0=slave mode) SPICON_3 SPI clock polarity select (0=SCLK idle low) SPICON_2 SPI phase select (0=leading edge latching) SPICON_1 SPI bit rate select bits (bitrate / 2^16, 8bit, 16bit, 24bit, 32bit) SPICON_0 SPI bit rate select (bitrate / 2^16, 8bit, 16bit, 24bit, 32bit)
SPIDAT	SP1 Data register	SPIDAT_7 SPI Data register
I2CCON	I2C Control register	I2CCON_7 master mode SDATA output bit I2CCON_6 master mode SDATA output enable (0=disabled) I2CCON_5 master mode SDATA input bit I2CCON_4 master mode select bit (0=slave mode) I2CCON_3 serial port direction status (0=RX, 1=TX) I2CCON_2 serial port direction (0=slave mode, 1=master mode) I2CCON_1 serial interface interrupt
I2CADD	I2C Address register	I2CADD_7 I2C Address register
I2CDAT	I2C Data register	I2CDAT_7 I2C Data register
PWMCON	PWM Control register	PWMCON_6 PWM mode bits (0=disabled, 1=single/var,res., 2=twin/16bit, 3=twin/16bit, 4=16bit/16bit) PWMCON_5 16bit/16bit, 6=16bit/16bit, 7=reserved) PWMCON_4 16bit/16bit, 8=16bit/16bit, 9=reserved) PWMCON_3 PWM clock source = 1[4,1,16,64] PWMCON_2 PWM clock source = 2[1~F0eV, 12~F0dV, 24~F0cV] PWMCON_0 3~TO/int,rts,4~Core
PWM0H,PWM0L	PWM0 data registers	PWM0H,PWM0L PWM0 data registers
PWM1H,PWM1L	PWM1 data registers	PWM1H,PWM1L PWM1 data registers
DPCON	Data Pointer Control register	DPCON_6 data pointer auto-increment (0=disabled) DPCON_5 shared data pointer (0=disabled, 1=shared) DPCON_4 2-post-inc, 3-post-inc, 4=LSB[9] DPCON_3 main data pointer mode control bits DPCON_2 1+602, 2+post-inc, 3+post-inc, 4+LSB[9] DPCON_1 data pointer select (0=main, 1=shadow)
T3CON	Timer 3 Control register	T3CON_7 Timer 3 baud rate enable (0=disabled) T3CON_6 binary divide factor (DIV = log2(INTx) / log2 (rounded down))
T3FD	Timer 3 Fractional Divider register	T3FD = (F_Cone / (baudrate * 2^DIV)) - 64
CHIPID	Chip ID Register (3x hex = AduC831)	CHIPID_7 Chip ID Register (3x hex = AduC831)
ACC	Accumulator	ACC_7 Accumulator
DPP	Data Pointer Page	DPP_7 Data Pointer Page
DPH,DPL (DPTR)	Data Pointer	DPH,DPL (DPTR) Data Pointer