

# CA-IS373x High-Speed Triple-Channel Digital Isolators

## 1. Features

- **Data Rate: DC to 150Mbps**
- **Robust Galvanic Isolation of Digital Signals**
  - High lifetime: >40 years
  - Up to 5000  $V_{RMS}$ (wide body packages) isolation rating
  - $\pm 150$  kV/ $\mu$ s typical CMTI
- **Accepts 2.5V to 5.5V Supply Range**
- **Wide Operating Temperature Range: -40°C to 125°C**
- **Schmitt Trigger Inputs**
- **Enable Control Input with Internal Pull-up**
- **Default Output *High* (CA-IS373xH) and *Low* (CA-IS373xL) Options**
- **No Start-Up Initialization Required**
- **Low Power Consumption**
  - 1.5mA per channel @ 1Mbps,  $V_{DD\_} = 5.0V$
  - 6.6mA per channel @ 100Mbps,  $V_{DD\_} = 5.0V$
- **Best in Class Propagation Delay and Skew**
  - 12ns typical propagation delay
  - 2ns propagation delay skew (chip -to-chip)
  - 1ns pulse width distortion
  - 5ns minimum pulse width
- **Package Options**
  - Narrow-body SOIC16-NB(N) package
  - Narrow-body SSOP16-NB(B) package
  - Wide-body SOIC16-WB(W) package
- **Safety Regulatory Approvals(Pending)**
  - VDE 0884-11 isolation certification
  - UL According to UL1577
  - IEC 62368-1, IEC 61010-1, GB 4943.1-2011 and GB 8898-2011 certifications

## 2. Applications

- Industrial Automation
- Motor Control
- Medical Systems
- Isolated Power Supplies
- Solar Inverters
- Isolated SPI, RS485, CAN
- Automobile

## 3. General Description

The CA-IS373x devices are high-performance triple-channel digital isolators with up to 3.75kV<sub>RMS</sub> (narrow-body package) or 5kV<sub>RMS</sub> (wide-body package) isolation rating and DC to 150Mbps ultra-fast data rate. The CA-IS373x devices offer high electromagnetic immunity and low emissions at low power consumption while isolating different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry. Each isolation channel has a logic input and output buffer separated by capacitive silicon dioxide (SiO<sub>2</sub>) insulation barrier, the integrated Schmitt trigger on each input provide excellent noise immunity.


The CA-IS3730 features 3 channels transferring digital signals in one direction for applications such as isolated digital I/Os. The CA-IS3731 device has 2 forward and 1 reverse-direction channels. All of the devices in this family come with enable pins which can be used to put the outputs in high impedance for multi-master driving applications to reduce power consumption. When the input is either not powered or is open-circuit, the default output is low for devices with suffix L and high for devices with suffix H, see the *Ordering Information* for suffixes associated with each option.

The CA-IS373x family devices are specified over the -40°C to +125°C operating temperature range. Both CA-IS3730 and CA-IS3731 are available in 16-pin SOIC narrow body package and 16-pin SOIC wide body package. Also, the CA-IS3731 provides 16-pin SSOP narrow body package.

### Device information

Part number	Package	Package size (NOM)
CA-IS3730	SOIC16-NB (N)	9.90 mm × 3.90 mm
CA-IS3731	SOIC16-WB(W)	10.30 mm × 7.50 mm
CA-IS3731	SSOP16-NB(B)	4.90 mm × 3.90 mm

### Simplified Channel Structure



GND A and GND B are the isolated grounds for A side and B side respectively.

#### 4. Ordering Information

**Table 4-1. Ordering Information**

Part Number	Number of Inputs A Side	Number of Inputs B Side	Default Output	Isolation Rating (kV)	Output Enable	Package
CA-IS3730LN	3	0	Low	3.75	Yes	SOIC16-NB
CA-IS3730LW	3	0	Low	5.0	Yes	SOIC16-WB
CA-IS3730HN	3	0	High	3.75	Yes	SOIC16-NB
CA-IS3730HW	3	0	High	5.0	Yes	SOIC16-WB
CA-IS3731LN	2	1	Low	3.75	Yes	SOIC16-NB
CA-IS3731LW	2	1	Low	5.0	Yes	SOIC16-WB
CA-IS3731HN	2	1	High	3.75	Yes	SOIC16-NB
CA-IS3731HW	2	1	High	5.0	Yes	SOIC16-WB
CA-IS3731HB	2	1	High	3.75	Yes	SSOP16-NB
CA-IS3731LB	2	1	Low	3.75	Yes	SSOP16-NB

## Contents

<b>1. Features</b> .....	<b>1</b>	7.9. Supply Current Characteristics .....	10
<b>2. Applications</b> .....	<b>1</b>	7.10. Timing Characteristics .....	13
<b>3. General Description</b> .....	<b>1</b>	<b>8. Parameter Measurement Information</b> .....	<b>14</b>
<b>4. Ordering Information</b> .....	<b>2</b>	<b>9. Detailed Description</b> .....	<b>17</b>
<b>5. Revision History</b> .....	<b>3</b>	9.1. Overview .....	17
<b>6. Pin Configuration and Functions</b> .....	<b>4</b>	9.2. Functional Block Diagram .....	17
<b>7. Specifications</b> .....	<b>5</b>	9.3. Device Operation Modes .....	18
7.1. Absolute Maximum Ratings <sup>1</sup> .....	5	<b>10. Application and Implementation</b> .....	<b>18</b>
7.2. ESD Ratings.....	5	<b>11. Package Information</b> .....	<b>20</b>
7.3. Recommended Operating Conditions .....	5	11.1. 16-Pin Wide Body SOIC Package Outline .....	20
7.4. Thermal Information .....	6	11.2. 16-Pin Narrow Body SOIC Package Outline.....	21
7.5. Power Rating .....	6	11.3. 16-Pin Narrow Body SSOP Package Outline .....	22
7.6. Insulation Specifications .....	7	<b>12. Soldering Temperature (reflow) Profile</b> .....	<b>23</b>
7.7. Safety-Related Certifications .....	8	<b>13. Tape and Reel Information</b> .....	<b>24</b>
7.8. Electrical Characteristics .....	9	<b>14. Important statement</b> .....	<b>25</b>

## 5. Revision History

Revision Number	Description	Page Changed
Version 1.0	N/A	N/A
Version 1.01	Changed $V_{IORM}$ to 1414V, changed $V_{IOWM}$ AC RMS value to 1000V and DC value to 1414V. Updated Power Ratings table.	7,11, 12, 13
Version 1.02	Added CA-IS731LB part.	2
Version 1.03	Changed $V_{IT+(IN)}$ minimum value to 2.0V, changed $V_{IT-(IN)}$ maximum value to 0.8V; removed $V_{I(HYS)-}$ .	9
Version 1.04	The $V_{IT+(IN)}$ description is changed to input threshold logic high, and the $V_{IT-(IN)}$ description is changed to input threshold logic low.	

## 6. Pin Configuration and Functions




Figure 6-1. CA-IS373x pin configuration

Table 6-1. CA-IS373x pin description and function

16-SOIC/16-SSOP Pin#		Name	Type	Description
CA-IS3730	CA-IS3731			
1	1	VDDA	Supply	Power supply for side A.
2, 8	2, 8	GNDA	Ground	Ground reference for side A.
3	3	VI1	Digital I/O	Digital input 1 on side A, corresponds to logic output 1 on side B.
4	4	VI2	Digital I/O	Digital input 2 on side A, corresponds to logic output 2 on side B.
5	12	VI3	Digital I/O	Digital input 3 on side A/B, corresponds to logic output 3 on side B/A.
6, 7	6	NC <sup>1</sup>	No Connect	Not internally connected. They can be left floating, tied to VDDA or tied to GNDA.
-	7	ENA <sup>2</sup>	Digital I/O	Output enable A. Output pin on side A is enabled when ENA is high or floating; Output pin on side A is open and in high-impedance state when ENA is low.
9, 15	9, 15	GNDB	Ground	Ground reference for side B.
11	11	NC <sup>1</sup>	No Connect	Not internally connected. They can be left floating, tied to VDDB or tied to GNDB.
10	10	ENB <sup>2</sup>	Digital I/O	Output enable B. Output pin on side B is enabled when ENB is high or floating; Output pin on side B is open and in high-impedance state when ENB is low.
12	5	VO3	Digital I/O	Digital output 3 on side B/A, VO3 is the logic output for the VI3 input on side A/B.
13	13	VO2	Digital I/O	Digital output 2 on side B, VO2 is the logic output for the VI2 input on side A.
14	14	VO1	Digital I/O	Digital output 1 on side B, VO1 is the logic output for the VI1 input on side A.
16	16	VDDB	Supply	Power supply for side B.

**Notes:**

1. No Connect. These pins are not internally connected. They can be left floating, tied to VDD\_ or tied to GND.
2. Enable inputs ENA and ENB can be used to put the respective outputs in high impedance for multi master driving applications, external clock synchronization etc. With internal pull-up resistors, these pins can be connected to logic high or left floating to enable the outputs. If ENA, ENB are unused, it is recommended to connect these pins to a logic level, especially in the noisy environment.

## 7. Specifications

### 7.1. Absolute Maximum Ratings<sup>1</sup>

Parameters		Minimum value	Maximum value	Unit
$V_{DDA}, V_{DDB}$	Power supply voltage <sup>2</sup>	-0.5	7.0	V
$V_{IN}$	Voltage at $V_{Ix}, VO_x, EN_x$	-0.5	$V_{DD} + 0.5$ <sup>3</sup>	V
$I_O$	Output current	-20	20	mA
$T_J$	Junction temperature		150	°C
$T_{STG}$	Storage temperature range	-65	150	°C

**Notes:**

- The stresses listed under “Absolute Maximum Ratings” are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- All voltage values are with respect to the local ground terminal (GNDA or GNDB) and are peak voltage values.
- Maximum voltage must not be exceed 7 V.

### 7.2. ESD Ratings

		Numerical value	Unit
$V_{ESD}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>1</sup>	±6000	V
	Charged device model (CDM), per JEDEC Specification JESD22-C101, all pins <sup>2</sup>	±2000	V

**Notes:**

- Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- JEDEC document JEP157, 250V HBM allows safe manufacturing of standard ESD control process.

### 7.3. Recommended Operating Conditions

PARAMETER		MIN	TYPE	MAX	UNIT
$V_{DDA}, V_{DDB}$	Supply voltage on side A, B	2.375	3.30	5.50	V
$V_{DD} (UVLO+)$	$V_{DD}$ Undervoltage-Lockout Threshold When Supply Voltage is Rising	1.95	2.24	2.375	V
$V_{DD} (UVLO-)$	$V_{DD}$ Undervoltage-Lockout Threshold When Supply Voltage is Falling	1.88	2.10	2.325	V
$V_{HYS} (UVLO)$	$V_{DD}$ Undervoltage-Lockout Threshold Hysteresis	70	140	250	mV
$I_{OH}$	High-level Output Current	$V_{DDO}^1 = 5V$	-4		mA
		$V_{DDO} = 3.3V$	-2		
		$V_{DDO} = 2.5V$	-1		
$I_{OL}$	Low-level Output Current	$V_{DDO} = 5V$		4	mA
		$V_{DDO} = 3.3V$		2	
		$V_{DDO} = 2.5V$		1	
$V_{IH}$	High-level Input Voltage	2.0			V
$V_{IL}$	Low-level Input Voltage			0.8	V
DR	Data Rate	0		150	Mbps
$T_A$	Ambient Temperature	-40	27	125	°C

**Note:**

- $V_{DDO}$  = Output-side supply  $V_{DD}$ .

**7.4. Thermal Information**

Thermal Metric	CA-IS373x			Unit
	SOIC16-NB(N)	SOIC16-WB(W)	SSOP16-NB(B)	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	96.2	83.4	110	°C/W

**7.5. Power Rating**

Parameters	Test conditions	MIN	TYPE	MAX	Unit
<b>CA-IS3730</b>					
$P_D$ Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5 \text{ V}$ , $C_L = 15 \text{ pF}$ , $T_J = 150^\circ\text{C}$ , Input a 75-MHz 50% duty cycle square wave.			252	mW
$P_{DA}$ Maximum Power Dissipation on Side-A				27	mW
$P_{DB}$ Maximum Power Dissipation on Side-B				225	mW
<b>CA-IS3731</b>					
$P_D$ Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5 \text{ V}$ , $C_L = 15 \text{ pF}$ , $T_J = 150^\circ\text{C}$ , Input a 75-MHz 50% duty cycle square wave.			252	mW
$P_{DA}$ Maximum Power Dissipation on Side-A				92	mW
$P_{DB}$ Maximum Power Dissipation on Side-B				160	mW

**7.6. Insulation Specifications**

Parameters		Test conditions	Value		Unit
			W	N, B	
CLR	External clearance <sup>1</sup>	Shortest terminal-to-terminal distance through air	8	4	mm
CPG	External creepage <sup>1</sup>	Shortest terminal-to-terminal distance across the package surface	8	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	19	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	>600	V
	Material group	Per IEC 60664-1	I	I	
Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V <sub>RMS</sub>		I-IV	I-III	
	Rated mains voltage ≤ 400 V <sub>RMS</sub>		I-IV	I-III	
	Rated mains voltage ≤ 600 V <sub>RMS</sub>		I-III	N/A	
<b>DIN V VDE V 0884-11:2017-01<sup>2</sup></b>					
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	566	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum operating isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDb) test	1000	400	V <sub>RMS</sub>
		DC voltage	1414	566	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t=60 s (certified); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t=1 s (100% product test)	7070	5300	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>3</sup>	Test method per IEC 60065, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (production test)	6250	5000	V <sub>PK</sub>
Q <sub>pd</sub>	Apparent charge <sup>4</sup>	Method a, after input/output safety test of the subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	≤5	pC
		Method a, after environmental test of the subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	≤5	
		Method b, at routine test (100% production test) and preconditioning (type test) V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s	≤5	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>5</sup>	V <sub>IO</sub> = 0.4 × sin(2πft), f = 1 MHz	~0.5	~0.5	pF
R <sub>IO</sub>	Isolation resistance <sup>5</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	>10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	>10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	>10 <sup>9</sup>	
	Pollution degree		2	2	
<b>UL 1577</b>					
V <sub>ISO</sub>	Maximum withstanding isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification) V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production test)	5000	3750	V <sub>RMS</sub>

**Notes:**

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- Apparent charge is electrical discharge caused by a partial discharge (pd).
- All pins on each side of the barrier tied together creating a two-terminal device.

**7.7. Safety-Related Certifications**

VDE (Pending)	UL (Pending)	CQC (Pending)	TUV (Pending)
Certified according to DIN VDE V 0884-11:2017-01	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011 and GB 8898-2011	Certified according to EN/IEC 61010-1:2010 (3rd Ed) and EN /IEC 62368-1:2014+A11:2017
Maximum transient isolation voltage: 7070V <sub>pk</sub> (SOIC16-W), 5300V <sub>pk</sub> (SOIC16-N) 5300V <sub>pk</sub> (SSOP16-B)	SOP16-N: 3750 V <sub>RMS</sub> ; SOP16-W: 5000 V <sub>RMS</sub>	SOP16-N: Basic insulation, 400 V <sub>RMS</sub> maximum working voltage; SOP16-W: Reinforced insulation, 1000 V <sub>RMS</sub> maximum working voltage (Altitude ≤ 5000 m)	5000 V <sub>RMS</sub> (SOP16-W) insulation and 3750 V <sub>RMS</sub> (SOP16-N) insulation per EN/IEC 61010-1:2010 (3rd Ed) and EN /IEC 62368-1:2014+A11:2017, working voltage is up to 1000 V <sub>RMS</sub> (SOP16-W) and 400 V <sub>RMS</sub> (SOP16-N)
Certificate number:	Certificate number :	Certificate number SOP16-N: SOP16-W:	CB Certificate number: AK Certificate number:



**7.8. Electrical Characteristics**
 $V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$ 

Parameters		Test conditions	MIN	TYPE	MAX	UNIT
$V_{OH}$	High-level Output Voltage	$I_{OH} = -4\text{mA}$ ; See Figure 8-2	$V_{DDO}^{1-0.4}$	4.8		V
$V_{OL}$	Low-level Output Voltage	$I_{OL} = 4\text{mA}$ ; See Figure 8-2	0.2	0.4		V
$V_{IT+(IN)}$	Input threshold logic high		2.0			V
$V_{IT-(IN)}$	Input threshold logic low				0.8	V
$I_{IH}$	High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	$\mu\text{A}$
$I_{IL}$	Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			$\mu\text{A}$
$Z_O$	Output Impedance <sup>2</sup>			50		$\Omega$
CMTI	Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{ V}$ ; See Figure 8-4	100	150		$\text{kV}/\mu\text{s}$
$C_i$	Input Capacitance <sup>3</sup>	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$ , $f = 1\text{ MHz}$ , $V_{DD} = 5\text{ V}$		2		pF

**Note:**

- $V_{DDI}$  = Input-side supply  $V_{DD}$ ,  $V_{DDO}$  = Output-side supply  $V_{DD}$ .
- The nominal output impedance of each isolator driver is  $50\ \Omega \pm 40\%$ .
- Measured from pin to Ground.

 $V_{DDA} = V_{DDB} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$ 

Parameters		Test conditions	MIN	TYPE	MAX	UNIT
$V_{OH}$	High-level Output Voltage	$I_{OH} = -4\text{mA}$ ; See Figure 8-2	$V_{DDO}^{1-0.4}$	3.1		V
$V_{OL}$	Low-level Output Voltage	$I_{OL} = 4\text{mA}$ ; See Figure 8-2	0.2	0.4		V
$V_{IT+(IN)}$	Input threshold logic high		2.0			V
$V_{IT-(IN)}$	Input threshold logic low				0.8	V
$I_{IH}$	High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	$\mu\text{A}$
$I_{IL}$	Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			$\mu\text{A}$
$Z_O$	Output Impedance <sup>2</sup>			50		$\Omega$
CMTI	Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{ V}$ ; See Figure 8-4	100	150		$\text{kV}/\mu\text{s}$
$C_i$	Input Capacitance <sup>3</sup>	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$ , $f = 1\text{ MHz}$ , $V_{DD} = 3.3\text{ V}$		2		pF

**Note:**

- $V_{DDI}$  = Input-side supply  $V_{DD}$ ,  $V_{DDO}$  = Output-side supply  $V_{DD}$ .
- The nominal output impedance of each isolator driver is  $50\ \Omega \pm 40\%$ .
- Measured from pin to Ground.

 $V_{DDA} = V_{DDB} = 2.5\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$ 

Parameters		Test conditions	MIN	TYPE	MAX	UNIT
$V_{OH}$	High-level Output Voltage	$I_{OH} = -4\text{mA}$ ; See Figure 8-2	$V_{DDO}^{1-0.4}$	2.3		V
$V_{OL}$	Low-level Output Voltage	$I_{OL} = 4\text{mA}$ ; See Figure 8-2	0.2	0.4		V
$V_{IT+(IN)}$	Input threshold logic high		2.0			V
$V_{IT-(IN)}$	Input threshold logic low				0.8	V
$I_{IH}$	High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	$\mu\text{A}$
$I_{IL}$	Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			$\mu\text{A}$
$Z_O$	Output Impedance <sup>2</sup>			50		$\Omega$
CMTI	Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{ V}$ ; See Figure 8-4	100	150		$\text{kV}/\mu\text{s}$
$C_i$	Input Capacitance <sup>3</sup>	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$ , $f = 1\text{ MHz}$ , $V_{DD} = 2.5\text{ V}$		2		pF

**Notes:**

- $V_{DDI}$  = Input-side supply  $V_{DD}$ ,  $V_{DDO}$  = Output-side supply  $V_{DD}$ .
- The nominal output impedance of each isolator driver is  $50\ \Omega \pm 40\%$ .
- Measured from pin to Ground.

**7.9. Supply Current Characteristics**
 $V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ 

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>CA-IS3730</b>						
Supply Current – Outputs disabled	ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	$I_{DDA}$	1.2	2.6	mA	
		$I_{DDB}$	2.1	3.8		
	ENB = 0 V; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	$I_{DDA}$	5.0	7.7		
		$I_{DDB}$	1.9	3.6		
Supply Current – DC Signal	ENB = $V_{DDB}$ ; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	$I_{DDA}$	1.2	2.6		
		$I_{DDB}$	2.1	3.8		
	ENB = $V_{DDB}$ ; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	$I_{DDA}$	5.0	7.7		
		$I_{DDB}$	2.1	3.8		
Supply Current – AC Signal	ENB = $V_{DDB}$ ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	2.2	4.5	
			$I_{DDB}$	2.4	5.4	
		10Mbps (5MHz)	$I_{DDA}$	2.2	4.5	
			$I_{DDB}$	3.9	8.8	
		100Mbps (50MHz)	$I_{DDA}$	2.2	4.5	
			$I_{DDB}$	18.1	42	
<b>CA-IS3731</b>						
Supply Current – Outputs disabled	ENA = ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}^1$ (CA-IS3731H)	$I_{DDA}$	1.6	3.1	mA	
		$I_{DDB}$	2.0	3.6		
	ENA = ENB = 0 V; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	$I_{DDA}$	4.1	6.5		
		$I_{DDB}$	3.2	5.3		
Supply Current – DC Signal	ENA = ENB = $V_{DDI}$ ; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}$ (CA-IS3731H)	$I_{DDA}$	1.6	3.3		
		$I_{DDB}$	2.1	3.8		
	ENA = ENB = $V_{DDI}$ ; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	$I_{DDA}$	4.2	6.6		
		$I_{DDB}$	3.4	5.5		
Supply Current – AC Signal	ENA = ENB = $V_{DDI}$ ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	2.7	4.1	
			$I_{DDB}$	3.2	4.8	
		10Mbps (5MHz)	$I_{DDA}$	6.5	9.1	
			$I_{DDB}$	10.5	15.8	
		100Mbps (50MHz)	$I_{DDA}$	12.9	18.5	
			$I_{DDB}$	22.4	36.0	
<b>Note:</b>						
1. $V_{DDI}$ = Input-side supply voltage $V_{DD}$ .						

$V_{DDA} = V_{DDB} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$ 

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>CA-IS3730</b>						
Supply Current – Outputs disabled	ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	$I_{DDA}$		1.1	2.6	mA
		$I_{DDB}$		1.9	3.6	
	ENB = 0 V; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	$I_{DDA}$		5.0	7.7	
		$I_{DDB}$		1.9	3.6	
Supply Current – DC Signal	ENB = $V_{DDB}$ ; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	$I_{DDA}$		1.1	2.6	
		$I_{DDB}$		2.0	3.8	
	ENB = $V_{DDB}$ ; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	$I_{DDA}$		5.0	7.7	
		$I_{DDB}$		2.0	3.8	
Supply Current – AC Signal	ENB = $V_{DDB}$ ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 3.3V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$		2.2	3.3
			$I_{DDB}$		2.6	3.7
		10Mbps (5MHz)	$I_{DDA}$		2.3	3.5
			$I_{DDB}$		9.2	12.3
		100Mbps (50MHz)	$I_{DDA}$		3.0	4.5
			$I_{DDB}$		19.2	26.9
<b>CA-IS3731</b>						
Supply Current – Outputs disabled	ENA = ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}^1$ (CA-IS3731H)	$I_{DDA}$		1.5	3.1	mA
		$I_{DDB}$		1.9	3.6	
	ENA = ENB = 0 V; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	$I_{DDA}$		4.1	6.5	
		$I_{DDB}$		3.2	5.3	
Supply Current – DC Signal	ENA = ENB = $V_{DDI}$ ; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}$ (CA-IS3731H)	$I_{DDA}$		1.6	3.3	
		$I_{DDB}$		2.0	3.8	
	ENA = ENB = $V_{DDI}$ ; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	$I_{DDA}$		4.1	6.6	
		$I_{DDB}$		3.3	5.5	
Supply Current – AC Signal	ENA=ENB = $V_{DDI}$ ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 3.3V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$		2.5	3.8
			$I_{DDB}$		2.8	4.2
		10Mbps (5MHz)	$I_{DDA}$		5.0	7.1
			$I_{DDB}$		7.6	11.4
		100Mbps (50MHz)	$I_{DDA}$		9.2	13.1
			$I_{DDB}$		15.2	24.0
<b>Note:</b>						
1. $V_{DDI}$ = Input-side supply voltage $V_{DD}$ .						

**CA-IS3730, CA-IS3731**

Version 1.04,2023/03/21

Shanghai Chipanalog Microelectronics Co., Ltd.

 $V_{DDA} = V_{DDB} = 2.5\text{ V} \pm 5\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$ 

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>CA-IS3730</b>						
Supply Current – Disable	ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	$I_{DDA}$		1.1	2.6	mA
		$I_{DDB}$		1.9	3.6	
	ENB = 0 V; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	$I_{DDA}$		4.9	7.7	
		$I_{DDB}$		1.9	3.6	
Supply Current – DC Signal	ENB = $V_{DDB}$ ; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	$I_{DDA}$		1.2	2.6	
		$I_{DDB}$		2.1	3.8	
	ENB = $V_{DDB}$ ; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	$I_{DDA}$		5.0	7.7	
		$I_{DDB}$		2.1	3.8	
Supply Current – AC Signal	ENB = $V_{DDB}$ ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 2.5V Amplitude; CL = 15 pF for Each Channel.	1Mbps (500kHz)	$I_{DDA}$		2.2	3.3
			$I_{DDB}$		2.4	3.4
		10Mbps (5MHz)	$I_{DDA}$		2.3	3.4
			$I_{DDB}$		7.3	9.9
		100Mbps (50MHz)	$I_{DDA}$		2.8	4.2
			$I_{DDB}$		14.4	19.5
<b>CA-IS3731</b>						
Supply Current – Disable	ENA = ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}^1$ (CA-IS3731H)	$I_{DDA}$		1.5	3.1	mA
		$I_{DDB}$		1.9	3.6	
	ENA = ENB = 0 V; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	$I_{DDA}$		4.1	6.5	
		$I_{DDB}$		3.2	5.3	
Supply Current – DC Signal	ENA = ENB = $V_{DDI}$ ; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}$ (CA-IS3731H)	$I_{DDA}$		1.6	3.3	
		$I_{DDB}$		2.0	3.8	
	ENA = ENB = $V_{DDI}$ ; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	$I_{DDA}$		4.1	6.6	
		$I_{DDB}$		3.3	5.5	
Supply Current – AC Signal	ENA=ENB = $V_{DDI}$ ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 2.5V Amplitude; CL = 15 pF for Each Channel.	1Mbps (500kHz)	$I_{DDA}$		2.4	3.7
			$I_{DDB}$		2.6	4.0
		10Mbps (5MHz)	$I_{DDA}$		4.3	6.2
			$I_{DDB}$		6.3	9.3
		100Mbps (50MHz)	$I_{DDA}$		7.4	10.6
			$I_{DDB}$		11.7	18.2
<b>Note:</b>						
1. $V_{DDI}$ = Input-side supply $V_{DD}$ .						

**7.10. Timing Characteristics**
 $V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DR	Data Rate		0		150	Mbps	
$PW_{\min}$	Minimum Pulse Width				5	ns	
$t_{PLH}$ , $t_{PHL}$	Propagation Delay Time	See Figure 8-1	5.0	12.0	15.0	ns	
PWD	Pulse Width Distortion $ t_{PLH} - t_{PHL} $						
$t_{sk(o)}$	Channel-to-Channel Output Skew Time <sup>1</sup>	Same-direction channels		0.4	2.5	ns	
$t_{sk(pp)}$	Part-to-Part Output Skew Time <sup>2</sup>						
$t_r$	Output Signal Rise Time	See Figure 8-1		2.5	4.0	ns	
$t_f$	Output Signal Fall Time	See Figure 8-1		2.5	4.0	ns	
$t_{PHZ}$	Disable Propagation Delay, High to High Impedance Output	See Figure 8-2		8	13	ns	
$t_{PLZ}$	Disable Propagation Delay, Low to High Impedance Output						
$t_{PZH}$	Enable Propagation Delay, High Impedance to High Output						CA-IS373xL
							CA-IS373xH
$t_{PZL}$	Enable Propagation Delay, High Impedance to Low Output						CA-IS373xL
							CA-IS373xH
$t_{DO}$	Default Output Delay Time from Input Power Loss	See Figure 8-3		0.1	0.3	$\mu\text{s}$	
$t_{SU}$	Start-up Time			15	40	$\mu\text{s}$	

**Notes:**

1.  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
2.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

 $V_{DDA} = V_{DDB} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DR	Data Rate		0		150	Mbps	
$PW_{\min}$	Minimum Pulse Width				5.0	ns	
$t_{PLH}$ , $t_{PHL}$	Propagation Delay Time	See Figure 8-1	5.0	12.0	15.0	ns	
PWD	Pulse Width Distortion $ t_{PLH} - t_{PHL} $						
$t_{sk(o)}$	Channel-to-Channel Output Skew Time <sup>1</sup>	Same-direction channels		0.4	2.5	ns	
$t_{sk(pp)}$	Part-to-Part Output Skew Time <sup>2</sup>						
$t_r$	Output Signal Rise Time	See Figure 8-1		2.5	4.0	ns	
$t_f$	Output Signal Fall Time	See Figure 8-1		2.5	4.0	ns	
$t_{PHZ}$	Disable Propagation Delay, High to High Impedance Output	See Figure 8-2		12	19	ns	
$t_{PLZ}$	Disable Propagation Delay, Low to High Impedance Output						
$t_{PZH}$	Enable Propagation Delay, High Impedance to High Output						CA-IS373xL
							CA-IS373xH
$t_{PZL}$	Enable Propagation Delay, High Impedance to Low Output						CA-IS373xL
							CA-IS373xH
$t_{DO}$	Default Output Delay Time from Input Power Loss	See Figure 8-3		0.1	0.3	$\mu\text{s}$	
$t_{SU}$	Start-up Time			15	40	$\mu\text{s}$	

**Notes:**

1.  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
2.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


$V_{DDA} = V_{DDB} = 2.5 V \pm 10\%$ ,  $T_A = -40$  to  $125^\circ C$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DR	Data Rate		0		150	Mbps	
$PW_{min}$	Minimum Pulse Width				5.0	ns	
$t_{PLH}, t_{PHL}$	Propagation Delay Time	See Figure 8-1	5.0	12.0	15.0	ns	
PWD	Pulse Width Distortion $ t_{PLH} - t_{PHL} $			0.2	4.5	ns	
$t_{sk(o)}$	Channel-to-Channel Output Skew Time <sup>1</sup>	Same-direction channels		0.4	2.5	ns	
$t_{sk(pp)}$	Part-to Part Output Skew Time <sup>2</sup>			2.0	5.0	ns	
$t_r$	Output Signal Rise Time	See Figure 8-1		2.5	4.0	ns	
$t_f$	Output Signal Fall Time	See Figure 8-1		2.5	4.0	ns	
$t_{PHZ}$	Disable Propagation Delay, High to High Impedance Output	See Figure 8-2		16	26	ns	
$t_{PLZ}$	Disable Propagation Delay, Low to High Impedance Output			16	26	ns	
$t_{PZH}$	Enable Propagation Delay, High Impedance to High Output		CA-IS373xL		10	20	ns
			CA-IS373xH		10	20	ns
$t_{PZL}$	Enable Propagation Delay, High Impedance to Low Output		CA-IS373xL		10	18	ns
			CA-IS373xH		10	20	ns
$t_{DO}$	Default Output Delay Time from Input Power Loss	See Figure 8-3		0.1	0.3	$\mu s$	
$t_{SU}$	Start-up Time			15	40	$\mu s$	

**Notes:**

1.  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
2.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


**8. Parameter Measurement Information**



**Notes:**

1. A square wave generator provide  $V_{IN}$  input signal with characteristics: frequency  $\leq 100kHz$ , 50% duty cycle,  $t_r \leq 3ns$ ,  $t_f \leq 3ns$ ,  $Z_{out} = 50\Omega$ . At the input,  $50\Omega$  resistor is required to terminate input generator signal. It is not needed in actual application.
2.  $C_L = 15pF$  and includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.


**Figure 8-1. Switching Characteristics Test Circuit and Voltage Waveforms**



**Notes:**

1. A square wave generator provide  $V_{IN}$  input signal with characteristics: frequency  $\leq 10\text{kHz}$ , 50% duty cycle,  $t_r \leq 3\text{ns}$ ,  $t_f \leq 3\text{ns}$ ,  $Z_{out} = 50\Omega$ . At the input,  $50\Omega$  resistor is required to terminate input generator signal. It is not needed in actual application.
2.  $C_L = 15\text{pF}$  and includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.


**Figure 8-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform**



**Notes:**

1. Power Supply Ramp Rate =  $10\text{ mV/ns}$ .  $V_{DD1}$  should ramp over  $2.375\text{V}$ , and less than  $5.5\text{V}$ .
2.  $C_L = 15\text{pF}$  and includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.

**Figure 8-3. Default Output Delay Time Test Circuit and Voltage Waveforms**



**NOTE:**

1. The High Voltage Surge Generator generates repetitive high voltage surges with > 1kV amplitude, rise time <10ns and fall time <10ns, to reach common-mode transient noise with > 150kV/μs slew rate.
2.  $C_L = 15\text{pF}$  and includes external circuit (instrumentation and fixture etc.) capacitance.
3. Pass-fail criteria: the output must remain stable.
4.  $C_{BP}$  (0.1 ~ 1μF) is bypass capacitance.

Figure 8-4. Common-Mode Transient Immunity Test Circuit



**9. Detailed Description**

**9.1. Overview**

The CA-IS373x are a family of three-channel digital galvanic isolators using Chipanalog’s full differential capacitive isolation technology. These devices have an ON-OFF keying (OOK) modulation scheme to transfer digital signals across the SiO<sub>2</sub> based isolation barrier between circuits with different power domains. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal and recovers input signal at output through a buffer stage. With this OOK architecture, CA-IS373x family of devices build a robust data transmission path between different power domains, without any special start-up initialization requirements. If the ENx pin is low then the corresponding output goes to high impedance. These devices also incorporate advanced full differential techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching.

**9.2. Functional Block Diagram**

The conceptual block diagram of a digital capacitive isolator, Figure 9-1, shows a functional block diagram of a typical channel; Figure 9-2 shows the operating waveform of a typical channel.




Figure 9-1. Functional Block Diagram of a Single Channel




Figure 9-2. Conceptual Operation Waveforms of a Single Channel

### 9.3. Device Operation Modes

Table 9-1 lists the operation modes for the CA-IS373x devices.

Table 9-1. Operation Mode Table

V <sub>DDI</sub> <sup>1</sup>	V <sub>DDO</sub> <sup>1</sup>	INPUT (VI <sub>x</sub> ) <sup>2</sup>	ENABLE (EN <sub>x</sub> ) <sup>3</sup>	OUTPUT (VO <sub>x</sub> )	OPERATION
PU	PU	H	H or open	H	Normal operation mode: A channel output follows the logic state of its input.
		L	H or open	L	
		Open	H or open	Default	Default output mode: When input VI <sub>x</sub> is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for CA-IS373xH and <i>Low</i> for CA-IS373xL.
X	PU	X	L	Z	High impedance mode: A low level of Enable pin causes the output to be high impedance.
PD	PU	X	H or open	Default	Default output mode: When V <sub>DDI</sub> is unpowered, a channel output assumes the logic state based on its default option. Default is <i>High</i> for CA-IS373xH and <i>Low</i> for CA-IS373xL.
X	PD	X	X	Undetermined	If the output side V <sub>DDO</sub> is unpowered, a channel output is undetermined. <sup>4</sup>

**Notes:**

- V<sub>DDI</sub> = Input-side V<sub>DD</sub>; V<sub>DDO</sub> = Output-side V<sub>DD</sub>; PU = Powered up (V<sub>DD</sub> ≥ V<sub>DD(UVLO+)</sub>); PD = Powered down (V<sub>DD</sub> ≤ V<sub>DD(UVLO-)</sub>); X = Irrelevant; H = High level; L = Low level; Z = High Impedance.
- A strongly driven input signal can weakly power the floating V<sub>DD</sub> through an internal protection diode and cause undetermined output.
- It is recommended to connect the enable inputs to external logic high or low level when the CA-IS373x operates in noisy environments.
- The outputs are in undetermined state when V<sub>DD(UVLO+)</sub> < V<sub>DDI</sub>, V<sub>DDO</sub> < V<sub>DD(UVLO-)</sub>.

Table 9-2 is the truth table with Enable input for the CA-IS373x devices.

Table 9-2. Enable Control

PART NUMBER	ENA <sup>1,2</sup>	ENB <sup>1,2</sup>	STATUS
CA-IS3730	—	H	B-side outputs VO1, VO2, VO3 are enabled and each output follows the logic state of its input.
	—	L	B-side outputs VO1, VO2, VO3 are disabled, and go to high impedance state.
CA-IS3731	H	X	A-side output VO3 is enabled and follows the logic state of its input.
	L	X	A-side output VO3 is disabled and goes to high impedance state.
	X	H	B-side outputs VO1, VO2 are enabled and each output follows the logic state of its input.
	X	L	B-side outputs VO1, VO2 are disabled and go to high impedance state.

**Notes:**

- Enable inputs ENA and ENB can be used to put the respective outputs in high impedance for multi master driving applications, external clock synchronization etc. With internal pull-up resistors, these pins can be connected to logic high or left floating to enable the outputs. If ENA, ENB are unused, it is recommended to connect these pins to a logic level, especially in the noisy environment.
- X = Irrelevant; H = High level; L = Low level.

## 10. Application and Implementation

Isolation ICs provide complete galvanic isolation between two power domains, protecting circuits from high common-mode transients and faults and eliminating ground loops. In many applications, digital isolators are replacing optocouplers because they can reduce the power requirements and take up less board space while offering the same isolation capability. The CA-IS373x devices are the high-performance, triple-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi master driving applications. Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the CA-IS373x devices only require two external bypass capacitors to operate. To reduce ripple and the chance of introducing data errors, bypass V<sub>DDA</sub> and V<sub>DDB</sub>

pins with 0.1 $\mu$ F to 1 $\mu$ F low-ESR ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power supply input pins as possible. Figure 10-1 shows typical operating circuit of the CA-IS3731.




Figure 10-1. Typical Application Circuit of CA-IS3731






Figure 10-2. Typical Application Circuit of CA-IS37XX

11. Package Information


11.1. 16-Pin Wide Body SOIC Package Outline




**TOP VIEW**



**RECOMMENDED LAND PATTERN**



**FRONT VIEW**




**LEFT-SIDE VIEW**


**Note:**

1. All dimensions are in millimeters, angles are in degrees.


**11.2. 16-Pin Narrow Body SOIC Package Outline**




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW




SIDE VIEW


**Note:**

1. All dimensions are in millimeters, angles are in degrees.


11.3. 16-Pin Narrow Body SSOP Package Outline




**TOP VIEW**



**RECOMMENDED LAND PATTERN**



**FRONT VIEW**



**LEFT-SIDE VIEW**

**Note:**

1. All dimensions are in millimeters, angles are in degrees.




**12. Soldering Temperature (reflow) Profile**


Figure. 12-1 Soldering Temperature (reflow) Profile

Tab. 12-1 Soldering Temperature Parameter

Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 °C to Peak)	3°C /second max
Time of Preheat temp(from 150 °C to 200 °C)	60-120 second
Time to be maintained above 217 °C	60-150 second
Peak temperature	260 °C
Time within 5 °C of actual peak temp	30 second
Ramp-down rate	6 °C /second max.
Time from 25°C to peak temp	8 minutes max

**13. Tape and Reel Information**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3730LN	SOIC	N	16	2500	330	12.4	6.5	10.3	2.1	8.0	16.0	Q1
CA-IS3730LW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3730HN	SOIC	N	16	2500	330	12.4	6.5	10.3	2.1	8.0	16.0	Q1
CA-IS3730HW	SOIC	W	16	600	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3731LN	SSOP	N	16	2500	330	12.4	6.5	10.3	2.1	8.0	16.0	Q1
CA-IS3731LW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3731HN	SOIC	N	16	2500	330	12.4	6.5	10.3	2.1	8.0	16.0	Q1
CA-IS3731HW	SSOP	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3731HB	SOIC	B	16	2500	330	12.4	6.55	5.4	1.9	8.0	12.0	Q1
CA-IS3731LB	SOIC	B	16	2500	330	12.4	6.55	5.4	1.9	8.0	12.0	Q1



#### **14. Important statement**

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

#### **Trademark information**

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



<http://www.chipanalog.com>